Home
last modified time | relevance | path

Searched refs:scr_addr (Results 1 – 16 of 16) sorted by relevance

/Linux-v4.19/drivers/ata/
Dsata_sis.c170 void __iomem *base = ap->ioaddr.scr_addr + link->pmp * 0x10; in sis_scr_read()
185 void __iomem *base = ap->ioaddr.scr_addr + link->pmp * 0x10; in sis_scr_write()
304 host->ports[0]->ioaddr.scr_addr = mmio; in sis_init_one()
305 host->ports[1]->ioaddr.scr_addr = mmio + port2_start; in sis_init_one()
Dsata_promise.c365 void __iomem *sata_mmio = ap->ioaddr.scr_addr; in pdc_sata_port_start()
378 void __iomem *sata_mmio = ap->ioaddr.scr_addr; in pdc_fpdma_clear_interrupt_flag()
393 void __iomem *sata_mmio = ap->ioaddr.scr_addr; in pdc_fpdma_reset()
411 void __iomem *sata_mmio = ap->ioaddr.scr_addr; in pdc_not_at_command_packet_phase()
427 void __iomem *sata_mmio = ap->ioaddr.scr_addr; in pdc_clear_internal_debug_record_error_register()
488 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 4)); in pdc_sata_scr_read()
497 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 4)); in pdc_sata_scr_write()
1110 void __iomem *base, void __iomem *scr_addr) in pdc_ata_setup_port() argument
1125 ap->ioaddr.scr_addr = scr_addr; in pdc_ata_setup_port()
Dsata_via.c207 *val = ioread32(link->ap->ioaddr.scr_addr + (4 * sc_reg)); in svia_scr_read()
215 iowrite32(val, link->ap->ioaddr.scr_addr + (4 * sc_reg)); in svia_scr_write()
466 ioaddr->scr_addr = vt6421_scr_addr(iomap[5], ap->port_no); in vt6421_init_addrs()
496 host->ports[0]->ioaddr.scr_addr = svia_scr_addr(host->iomap[5], 0); in vt6420_prepare_host()
497 host->ports[1]->ioaddr.scr_addr = svia_scr_addr(host->iomap[5], 1); in vt6420_prepare_host()
Dsata_vsc.c105 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 4)); in vsc_sata_scr_read()
115 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 4)); in vsc_sata_scr_write()
330 port->scr_addr = base + VSC_SATA_SCR_STATUS_OFFSET; in vsc_sata_setup_port()
Dsata_nv.c1508 irq_stat = ioread8(host->ports[0]->ioaddr.scr_addr + NV_INT_STATUS); in nv_nf2_interrupt()
1534 *val = ioread32(link->ap->ioaddr.scr_addr + (sc_reg * 4)); in nv_scr_read()
1543 iowrite32(val, link->ap->ioaddr.scr_addr + (sc_reg * 4)); in nv_scr_write()
1581 void __iomem *scr_addr = ap->host->ports[0]->ioaddr.scr_addr; in nv_nf2_freeze() local
1585 mask = ioread8(scr_addr + NV_INT_ENABLE); in nv_nf2_freeze()
1587 iowrite8(mask, scr_addr + NV_INT_ENABLE); in nv_nf2_freeze()
1592 void __iomem *scr_addr = ap->host->ports[0]->ioaddr.scr_addr; in nv_nf2_thaw() local
1596 iowrite8(NV_INT_ALL << shift, scr_addr + NV_INT_STATUS); in nv_nf2_thaw()
1598 mask = ioread8(scr_addr + NV_INT_ENABLE); in nv_nf2_thaw()
1600 iowrite8(mask, scr_addr + NV_INT_ENABLE); in nv_nf2_thaw()
[all …]
Dsata_svw.c126 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 4)); in k2_sata_scr_read()
136 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 4)); in k2_sata_scr_write()
421 port->scr_addr = base + K2_SATA_SCR_STATUS_OFFSET; in k2_sata_setup_port()
Dsata_inic162x.c287 void __iomem *scr_addr = inic_port_base(link->ap) + PORT_SCR; in inic_scr_read() local
292 *val = readl(scr_addr + scr_map[sc_reg] * 4); in inic_scr_read()
302 void __iomem *scr_addr = inic_port_base(link->ap) + PORT_SCR; in inic_scr_write() local
307 writel(val, scr_addr + scr_map[sc_reg] * 4); in inic_scr_write()
Dsata_qstor.c234 *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 8)); in qs_scr_read()
248 writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 8)); in qs_scr_write()
478 port->scr_addr = base + 0xc00; in qs_ata_setup_port()
Dsata_sil24.c509 void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL; in sil24_scr_read() local
512 *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4); in sil24_scr_read()
520 void __iomem *scr_addr = sil24_port_base(link->ap) + PORT_SCONTROL; in sil24_scr_write() local
523 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4); in sil24_scr_write()
Dpata_hpt3x3.c240 ioaddr->scr_addr = NULL; in hpt3x3_init_one()
Dsata_rcar.c517 *val = ioread32(link->ap->ioaddr.scr_addr + (sc_reg << 2)); in sata_rcar_scr_read()
527 iowrite32(val, link->ap->ioaddr.scr_addr + (sc_reg << 2)); in sata_rcar_scr_write()
775 ioaddr->scr_addr = base + SCRSSTS_REG; in sata_rcar_setup_port()
Dsata_sil.c395 void __iomem *offset = ap->ioaddr.scr_addr; in sil_scr_addr()
793 ioaddr->scr_addr = mmio_base + sil_port[i].scr; in sil_init_one()
Dsata_dwc_460ex.c416 *val = sata_dwc_readl(link->ap->ioaddr.scr_addr + (scr * 4)); in sata_dwc_scr_read()
432 sata_dwc_writel(link->ap->ioaddr.scr_addr + (scr * 4), val); in sata_dwc_scr_write()
1237 host->ports[0]->ioaddr.scr_addr = base + SATA_DWC_SCR_OFFSET; in sata_dwc_probe()
/Linux-v4.19/arch/mips/include/asm/octeon/
Dcvmx-fpa.h202 static inline void cvmx_fpa_async_alloc(uint64_t scr_addr, uint64_t pool) in cvmx_fpa_async_alloc() argument
210 data.s.scraddr = scr_addr >> 3; in cvmx_fpa_async_alloc()
Dcvmx-pow.h1438 static inline void cvmx_pow_work_request_async_nocheck(int scr_addr, in cvmx_pow_work_request_async_nocheck() argument
1447 data.s.scraddr = scr_addr >> 3; in cvmx_pow_work_request_async_nocheck()
1467 static inline void cvmx_pow_work_request_async(int scr_addr, in cvmx_pow_work_request_async() argument
1475 cvmx_pow_work_request_async_nocheck(scr_addr, wait); in cvmx_pow_work_request_async()
1488 static inline cvmx_wqe_t *cvmx_pow_work_response_async(int scr_addr) in cvmx_pow_work_response_async() argument
1493 result.u64 = cvmx_scratch_read64(scr_addr); in cvmx_pow_work_response_async()
/Linux-v4.19/include/linux/
Dlibata.h608 void __iomem *scr_addr; member