Home
last modified time | relevance | path

Searched refs:rb0_mask (Results 1 – 3 of 3) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c1399 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v6_0_write_harvested_raster_configs() local
1400 unsigned rb1_mask = rb0_mask << 1; in gfx_v6_0_write_harvested_raster_configs()
1402 rb0_mask &= rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1404 if (!rb0_mask || !rb1_mask) { in gfx_v6_0_write_harvested_raster_configs()
1407 if (!rb0_mask) in gfx_v6_0_write_harvested_raster_configs()
1416 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v6_0_write_harvested_raster_configs()
1417 rb1_mask = rb0_mask << 1; in gfx_v6_0_write_harvested_raster_configs()
1418 rb0_mask &= rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1420 if (!rb0_mask || !rb1_mask) { in gfx_v6_0_write_harvested_raster_configs()
1423 if (!rb0_mask) in gfx_v6_0_write_harvested_raster_configs()
Dgfx_v7_0.c1731 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v7_0_write_harvested_raster_configs() local
1732 unsigned rb1_mask = rb0_mask << 1; in gfx_v7_0_write_harvested_raster_configs()
1734 rb0_mask &= rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1736 if (!rb0_mask || !rb1_mask) { in gfx_v7_0_write_harvested_raster_configs()
1739 if (!rb0_mask) { in gfx_v7_0_write_harvested_raster_configs()
1749 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v7_0_write_harvested_raster_configs()
1750 rb1_mask = rb0_mask << 1; in gfx_v7_0_write_harvested_raster_configs()
1751 rb0_mask &= rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1753 if (!rb0_mask || !rb1_mask) { in gfx_v7_0_write_harvested_raster_configs()
1756 if (!rb0_mask) { in gfx_v7_0_write_harvested_raster_configs()
Dgfx_v8_0.c3696 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v8_0_write_harvested_raster_configs() local
3697 unsigned rb1_mask = rb0_mask << 1; in gfx_v8_0_write_harvested_raster_configs()
3699 rb0_mask &= rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3701 if (!rb0_mask || !rb1_mask) { in gfx_v8_0_write_harvested_raster_configs()
3704 if (!rb0_mask) { in gfx_v8_0_write_harvested_raster_configs()
3714 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v8_0_write_harvested_raster_configs()
3715 rb1_mask = rb0_mask << 1; in gfx_v8_0_write_harvested_raster_configs()
3716 rb0_mask &= rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3718 if (!rb0_mask || !rb1_mask) { in gfx_v8_0_write_harvested_raster_configs()
3721 if (!rb0_mask) { in gfx_v8_0_write_harvested_raster_configs()