Home
last modified time | relevance | path

Searched refs:rFPGA0_TxGainStage (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/staging/rtl8723bs/hal/
Dodm_NoiseMonitor.c64 PHY_SetBBReg(pDM_Odm->Adapter, rFPGA0_TxGainStage, BIT25, 1); in odm_InbandNoise_Monitor_NSeries()
75 PHY_SetBBReg(pDM_Odm->Adapter, rFPGA0_TxGainStage, BIT25, 0); in odm_InbandNoise_Monitor_NSeries()
/Linux-v4.19/drivers/staging/rtl8192u/
Dr819xU_phyreg.h10 #define rFPGA0_TxGainStage 0x80c macro
Dr819xU_phy.c617 priv->PHYRegDef[RF90_PATH_A].rfTxGainStage = rFPGA0_TxGainStage; in rtl8192_InitBBRFRegDef()
618 priv->PHYRegDef[RF90_PATH_B].rfTxGainStage = rFPGA0_TxGainStage; in rtl8192_InitBBRFRegDef()
619 priv->PHYRegDef[RF90_PATH_C].rfTxGainStage = rFPGA0_TxGainStage; in rtl8192_InitBBRFRegDef()
620 priv->PHYRegDef[RF90_PATH_D].rfTxGainStage = rFPGA0_TxGainStage; in rtl8192_InitBBRFRegDef()
821 rtl8192_setBBreg(dev, rFPGA0_TxGainStage, (bXBTxAGC|bXCTxAGC), in rtl8192_BB_Config_ParaFile()
/Linux-v4.19/drivers/staging/rtl8188eu/hal/
Dbb_cfg.c602 reg[RF_PATH_A]->rfTxGainStage = rFPGA0_TxGainStage; in rtl88e_phy_init_bb_rf_register_definition()
603 reg[RF_PATH_B]->rfTxGainStage = rFPGA0_TxGainStage; in rtl88e_phy_init_bb_rf_register_definition()
/Linux-v4.19/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phy.c424 priv->PHYRegDef[RF90_PATH_A].rfTxGainStage = rFPGA0_TxGainStage; in _rtl92e_init_bb_rf_reg_def()
425 priv->PHYRegDef[RF90_PATH_B].rfTxGainStage = rFPGA0_TxGainStage; in _rtl92e_init_bb_rf_reg_def()
426 priv->PHYRegDef[RF90_PATH_C].rfTxGainStage = rFPGA0_TxGainStage; in _rtl92e_init_bb_rf_reg_def()
427 priv->PHYRegDef[RF90_PATH_D].rfTxGainStage = rFPGA0_TxGainStage; in _rtl92e_init_bb_rf_reg_def()
579 rtl92e_set_bb_reg(dev, rFPGA0_TxGainStage, in _rtl92e_bb_config_para_file()
662 rtl92e_set_bb_reg(dev, rFPGA0_TxGainStage, in rtl92e_set_tx_power()
Dr8192E_phyreg.h58 #define rFPGA0_TxGainStage 0x80c macro
/Linux-v4.19/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h90 #define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ macro
Drtl871x_mp.c334 set_bb_reg(pAdapter, rFPGA0_TxGainStage, in r8712_SetTxAGCOffset()
/Linux-v4.19/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h97 #define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ macro
/Linux-v4.19/drivers/staging/rtl8188eu/include/
Dhal8188e_phy_reg.h63 #define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ macro