Home
last modified time | relevance | path

Searched refs:rCCK0_DebugPort (Results 1 – 8 of 8) sorted by relevance

/Linux-v4.19/drivers/staging/rtl8192u/
Dr819xU_phyreg.h51 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
Dr8192U_dm.c1401 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_TSSI()
1417 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_TSSI()
1446 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1448 rCCK0_DebugPort, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1470 rtl8192_setBBreg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
1472 rCCK0_DebugPort, TempVal); in dm_CCKTxPowerAdjust_ThermalMeter()
/Linux-v4.19/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c1069 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_tssi()
1083 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_tssi()
1112 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1114 "CCK not chnl 14, reg 0x%x = 0x%x\n", rCCK0_DebugPort, in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1133 rtl92e_set_bb_reg(dev, rCCK0_DebugPort, bMaskLWord, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
1135 rCCK0_DebugPort, TempVal); in _rtl92e_dm_cck_tx_power_adjust_thermal_meter()
Dr8192E_phyreg.h115 #define rCCK0_DebugPort 0xa28 /* Debug port and TX filter 3 */ macro
Dr8192E_phy.c1210 rtl92e_writel(dev, rCCK0_DebugPort, 0x00000204); in _rtl92e_set_bw_mode_work_item()
1225 rtl92e_writel(dev, rCCK0_DebugPort, 0x00000409); in _rtl92e_set_bw_mode_work_item()
/Linux-v4.19/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h175 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
/Linux-v4.19/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h180 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro
/Linux-v4.19/drivers/staging/rtl8188eu/include/
Dhal8188e_phy_reg.h144 #define rCCK0_DebugPort 0xa28 /* debug port and Tx filter3 */ macro