Home
last modified time | relevance | path

Searched refs:port_clock (Results 1 – 16 of 16) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_ddi.c1066 int clock = crtc->config->port_clock; in icl_pll_to_ddi_pll_sel()
1435 dotclock = intel_dotclock_calculate(pipe_config->port_clock, in ddi_dotclock_get()
1438 dotclock = intel_dotclock_calculate(pipe_config->port_clock, in ddi_dotclock_get()
1441 dotclock = pipe_config->port_clock * 2 / 3; in ddi_dotclock_get()
1443 dotclock = pipe_config->port_clock; in ddi_dotclock_get()
1474 pipe_config->port_clock = link_clock; in icl_ddi_clock_get()
1527 pipe_config->port_clock = link_clock; in cnl_ddi_clock_get()
1576 pipe_config->port_clock = link_clock; in skl_ddi_clock_get()
1623 pipe_config->port_clock = link_clock * 2; in hsw_ddi_clock_get()
1653 pipe_config->port_clock = bxt_calc_pll_link(pipe_config); in bxt_ddi_clock_get()
[all …]
Dintel_dpio_phy.c896 if (crtc_state->port_clock > 270000) in chv_phy_pre_encoder_enable()
898 else if (crtc_state->port_clock > 135000) in chv_phy_pre_encoder_enable()
900 else if (crtc_state->port_clock > 67500) in chv_phy_pre_encoder_enable()
902 else if (crtc_state->port_clock > 33750) in chv_phy_pre_encoder_enable()
Dintel_hdmi.c1233 dotclock = pipe_config->port_clock * 2 / 3; in intel_hdmi_get_config()
1235 dotclock = pipe_config->port_clock; in intel_hdmi_get_config()
1668 config->port_clock /= 2; in intel_hdmi_ycbcr420_config()
1760 pipe_config->port_clock = clock_12bpc; in intel_hdmi_compute_config()
1768 pipe_config->port_clock = clock_10bpc; in intel_hdmi_compute_config()
1773 pipe_config->port_clock = clock_8bpc; in intel_hdmi_compute_config()
1781 if (hdmi_port_clock_valid(intel_hdmi, pipe_config->port_clock, in intel_hdmi_compute_config()
1797 if (pipe_config->port_clock > 340000) { in intel_hdmi_compute_config()
Dintel_dp.c1574 if (pipe_config->port_clock == divisor[i].clock) { in intel_dp_set_clock()
1642 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, in intel_dp_compute_rate() argument
1649 intel_dp_rate_select(intel_dp, port_clock); in intel_dp_compute_rate()
1651 *link_bw = drm_dp_link_rate_to_bw_code(port_clock); in intel_dp_compute_rate()
1749 pipe_config->port_clock = link_clock; in intel_dp_compute_link_config_wide()
1812 pipe_config->lane_count, pipe_config->port_clock, in intel_dp_compute_link_config()
1818 intel_dp_max_data_rate(pipe_config->port_clock, in intel_dp_compute_link_config()
1901 pipe_config->port_clock, in intel_dp_compute_config()
1911 pipe_config->port_clock, in intel_dp_compute_config()
1943 intel_dp_set_link_params(intel_dp, pipe_config->port_clock, in intel_dp_prepare()
[all …]
Dintel_dp_mst.c71 pipe_config->port_clock = intel_dp_max_link_rate(intel_dp); in intel_dp_mst_compute_config()
88 pipe_config->port_clock, in intel_dp_mst_compute_config()
Dintel_dpll_mgr.c824 int clock = crtc_state->port_clock; in hsw_get_dpll()
834 if (WARN_ON(crtc_state->port_clock / 2 != 135000)) in hsw_get_dpll()
1381 int clock = crtc_state->port_clock; in skl_get_dpll()
1825 int i, clock = crtc_state->port_clock; in bxt_get_dpll()
2346 int clock = crtc_state->port_clock; in cnl_get_dpll()
2853 int clock = crtc_state->port_clock; in icl_get_dpll()
Dintel_audio.c121 crtc_state->port_clock == dp_aud_n_m[i].clock) in audio_config_dp_get_n_m()
662 crtc_state->port_clock, in intel_audio_codec_enable()
Dintel_crt.c128 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_crt_get_config()
404 pipe_config->port_clock = 135000 * 2; in hsw_crt_compute_config()
Dintel_dvo.c172 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_dvo_get_config()
Dintel_display.c237 return pipe_config->port_clock; /* SPLL */ in intel_fdi_link_freq()
6962 if (pipe_config->port_clock == 162000 || in vlv_prepare_pll()
7498 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in i8xx_crtc_compute_clock()
7541 !g4x_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in g4x_crtc_compute_clock()
7575 !pnv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in pnv_crtc_compute_clock()
7609 !i9xx_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in i9xx_crtc_compute_clock()
7630 !chv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in chv_crtc_compute_clock()
7651 !vlv_find_best_dpll(limit, crtc_state, crtc_state->port_clock, in vlv_crtc_compute_clock()
7713 pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock); in vlv_crtc_clock_get()
7823 pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock); in chv_crtc_clock_get()
[all …]
Dintel_lvds.c152 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_lvds_get_config()
Dintel_drv.h832 int port_clock; member
1731 void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,
Dintel_cdclk.c2182 crtc_state->port_clock >= 540000 && in intel_crtc_compute_min_cdclk()
2377 switch (crtc_state->port_clock / 2) { in skl_dpll0_vco()
Dintel_tv.c870 pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; in intel_tv_get_config()
Dintel_sdvo.c1097 unsigned dotclock = pipe_config->port_clock; in i9xx_adjust_sdvo_tv_clock()
1492 dotclock = pipe_config->port_clock; in intel_sdvo_get_config()
Dvlv_dsi.c1271 pipe_config->port_clock = pclk; in intel_dsi_get_config()