Home
last modified time | relevance | path

Searched refs:pll_write (Results 1 – 12 of 12) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_10nm.c245 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_LOW_1, in dsi_pll_ssc_commit()
247 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_HIGH_1, in dsi_pll_ssc_commit()
249 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_LOW_1, in dsi_pll_ssc_commit()
251 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_HIGH_1, in dsi_pll_ssc_commit()
253 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_LOW_1, in dsi_pll_ssc_commit()
255 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_HIGH_1, in dsi_pll_ssc_commit()
257 pll_write(base + REG_DSI_10nm_PHY_PLL_SSC_CONTROL, in dsi_pll_ssc_commit()
266 pll_write(base + REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_ONE, 0x80); in dsi_pll_config_hzindep_reg()
267 pll_write(base + REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_TWO, 0x03); in dsi_pll_config_hzindep_reg()
268 pll_write(base + REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_THREE, 0x00); in dsi_pll_config_hzindep_reg()
[all …]
Ddsi_pll_14nm.c408 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_ADJ_PER1, data); in pll_db_commit_ssc()
411 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_ADJ_PER2, data); in pll_db_commit_ssc()
415 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_PER1, data); in pll_db_commit_ssc()
418 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_PER2, data); in pll_db_commit_ssc()
422 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_STEP_SIZE1, data); in pll_db_commit_ssc()
425 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_STEP_SIZE2, data); in pll_db_commit_ssc()
430 pll_write(base + REG_DSI_14nm_PHY_PLL_SSC_EN_CENTER, data); in pll_db_commit_ssc()
444 pll_write(base + REG_DSI_14nm_PHY_PLL_SYSCLK_EN_RESET, data); in pll_db_commit_common()
447 pll_write(base + REG_DSI_14nm_PHY_PLL_TXCLK_EN, data); in pll_db_commit_common()
450 pll_write(base + REG_DSI_14nm_PHY_PLL_RESETSM_CNTRL, data); in pll_db_commit_common()
[all …]
Ddsi_pll_28nm.c152 pll_write(base + REG_DSI_28nm_PHY_PLL_POSTDIV2_CFG, 3); in dsi_pll_28nm_clk_set_rate()
163 pll_write(base + REG_DSI_28nm_PHY_PLL_LPFR_CFG, lpfr_lut[i].resistance); in dsi_pll_28nm_clk_set_rate()
166 pll_write(base + REG_DSI_28nm_PHY_PLL_LPFC1_CFG, 0x70); in dsi_pll_28nm_clk_set_rate()
167 pll_write(base + REG_DSI_28nm_PHY_PLL_LPFC2_CFG, 0x15); in dsi_pll_28nm_clk_set_rate()
219 pll_write(base + REG_DSI_28nm_PHY_PLL_CHGPUMP_CFG, 0x02); in dsi_pll_28nm_clk_set_rate()
220 pll_write(base + REG_DSI_28nm_PHY_PLL_CAL_CFG3, 0x2b); in dsi_pll_28nm_clk_set_rate()
221 pll_write(base + REG_DSI_28nm_PHY_PLL_CAL_CFG4, 0x06); in dsi_pll_28nm_clk_set_rate()
222 pll_write(base + REG_DSI_28nm_PHY_PLL_LKDET_CFG2, 0x0d); in dsi_pll_28nm_clk_set_rate()
224 pll_write(base + REG_DSI_28nm_PHY_PLL_SDM_CFG1, sdm_cfg1); in dsi_pll_28nm_clk_set_rate()
225 pll_write(base + REG_DSI_28nm_PHY_PLL_SDM_CFG2, in dsi_pll_28nm_clk_set_rate()
[all …]
Ddsi_pll_28nm_8960.c131 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_1, in dsi_pll_28nm_clk_set_rate()
138 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_2, in dsi_pll_28nm_clk_set_rate()
145 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_3, in dsi_pll_28nm_clk_set_rate()
148 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_6, in dsi_pll_28nm_clk_set_rate()
153 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_8, in dsi_pll_28nm_clk_set_rate()
280 pll_write(bytediv->reg, val); in clk_bytediv_set_rate()
321 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_8, val); in dsi_pll_28nm_enable_seq()
324 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_0, in dsi_pll_28nm_enable_seq()
342 pll_write(pll_28nm->mmio + REG_DSI_28nm_8960_PHY_PLL_CTRL_0, 0x00); in dsi_pll_28nm_disable_seq()
376 pll_write(base + REG_DSI_28nm_8960_PHY_PLL_CTRL_10, in dsi_pll_28nm_restore_state()
[all …]
Ddsi_pll.h50 static inline void pll_write(void __iomem *reg, u32 data) in pll_write() function
62 pll_write(reg, data); in pll_write_udelay()
68 pll_write((reg), data); in pll_write_ndelay()
/Linux-v4.19/drivers/gpu/drm/msm/hdmi/
Dhdmi_pll_8960.c246 static inline void pll_write(struct hdmi_pll_8960 *pll, u32 reg, u32 data) in pll_write() function
271 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2, 0x8d); in hdmi_pll_enable()
272 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG0, 0x10); in hdmi_pll_enable()
273 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG1, 0x1a); in hdmi_pll_enable()
283 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2, 0x0d); in hdmi_pll_enable()
310 pll_write(pll, REG_HDMI_8960_PHY_PLL_PWRDN_B, val); in hdmi_pll_enable()
330 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2, 0x8d); in hdmi_pll_enable()
332 pll_write(pll, REG_HDMI_8960_PHY_PLL_LOCKDET_CFG2, 0x0d); in hdmi_pll_enable()
361 pll_write(pll, REG_HDMI_8960_PHY_PLL_PWRDN_B, val); in hdmi_pll_disable()
403 pll_write(pll, pll_rate->conf[i].reg, pll_rate->conf[i].val); in hdmi_pll_set_rate()
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Datom.h122 void (* pll_write)(struct card_info *, uint32_t, uint32_t); /* filled by driver */ member
Datom.c541 gctx->card->pll_write(gctx->card, idx, val); in atom_put_dst()
Damdgpu_atombios.c2028 atom_card_info->pll_write = cail_pll_write; in amdgpu_atombios_init()
/Linux-v4.19/drivers/gpu/drm/radeon/
Datom.h121 void (* pll_write)(struct card_info *, uint32_t, uint32_t); /* filled by driver */ member
Dradeon_device.c990 atom_card_info->pll_write = cail_pll_write; in radeon_atombios_init()
Datom.c545 gctx->card->pll_write(gctx->card, idx, val); in atom_put_dst()