Home
last modified time | relevance | path

Searched refs:pll_regs (Results 1 – 6 of 6) sorted by relevance

/Linux-v4.19/sound/soc/codecs/
Dadau17x1.c70 adau->pll_regs[5] = 1; in adau17x1_pll_event()
72 adau->pll_regs[5] = 0; in adau17x1_pll_event()
81 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_pll_event()
339 ret = adau_calc_pll_cfg(freq_in, freq_out, adau->pll_regs); in adau17x1_set_dai_pll()
345 adau->pll_regs, ARRAY_SIZE(adau->pll_regs)); in adau17x1_set_dai_pll()
989 adau->pll_regs); in adau17x1_probe()
Dadau1373.c1258 uint8_t pll_regs[5]; in adau1373_set_pll() local
1300 ret = adau_calc_pll_cfg(freq_in, freq_out, pll_regs); in adau1373_set_pll()
1316 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL1(pll_id), pll_regs[0]); in adau1373_set_pll()
1317 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL2(pll_id), pll_regs[1]); in adau1373_set_pll()
1318 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL3(pll_id), pll_regs[2]); in adau1373_set_pll()
1319 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL4(pll_id), pll_regs[3]); in adau1373_set_pll()
1320 regmap_write(adau1373->regmap, ADAU1373_PLL_CTRL5(pll_id), pll_regs[4]); in adau1373_set_pll()
Dadau17x1.h45 uint8_t pll_regs[6]; member
/Linux-v4.19/drivers/clk/sunxi-ng/
Dccu-sun50i-h6.c1122 static const u32 pll_regs[] = { variable
1159 for (i = 0; i < ARRAY_SIZE(pll_regs); i++) { in sun50i_h6_ccu_probe()
1160 val = readl(reg + pll_regs[i]); in sun50i_h6_ccu_probe()
1162 writel(val, reg + pll_regs[i]); in sun50i_h6_ccu_probe()
/Linux-v4.19/drivers/media/i2c/
Dov2659.c951 struct sensor_register pll_regs[] = { in ov2659_set_pixel_clock() local
960 return ov2659_write_array(client, pll_regs); in ov2659_set_pixel_clock()
/Linux-v4.19/drivers/video/fbdev/aty/
Datyfb_base.c3062 u8 pll_regs[16]; in atyfb_setup_sparc() local
3085 pll_regs[i] = aty_ld_pll_ct(i, par); in atyfb_setup_sparc()
3090 M = pll_regs[PLL_REF_DIV]; in atyfb_setup_sparc()
3095 N = pll_regs[VCLK0_FB_DIV + (clock_cntl & 3)]; in atyfb_setup_sparc()
3100 P = aty_postdividers[((pll_regs[VCLK_POST_DIV] >> ((clock_cntl & 3) << 1)) & 3) | in atyfb_setup_sparc()
3101 ((pll_regs[PLL_EXT_CNTL] >> (2 + (clock_cntl & 3))) & 4)]; in atyfb_setup_sparc()