Home
last modified time | relevance | path

Searched refs:pll_data (Results 1 – 7 of 7) sorted by relevance

/Linux-v4.19/drivers/clk/keystone/
Dpll.c74 struct clk_pll_data *pll_data; member
83 struct clk_pll_data *pll_data = pll->pll_data; in clk_pllclk_recalc() local
91 if (pll_data->has_pllctrl) { in clk_pllclk_recalc()
92 val = readl(pll_data->pllm); in clk_pllclk_recalc()
93 mult = (val & pll_data->pllm_lower_mask); in clk_pllclk_recalc()
97 val = readl(pll_data->pll_ctl0); in clk_pllclk_recalc()
98 mult |= ((val & pll_data->pllm_upper_mask) in clk_pllclk_recalc()
99 >> pll_data->pllm_upper_shift); in clk_pllclk_recalc()
100 prediv = (val & pll_data->plld_mask); in clk_pllclk_recalc()
102 if (!pll_data->has_pllctrl) in clk_pllclk_recalc()
[all …]
/Linux-v4.19/arch/c6x/include/asm/
Dclock.h80 struct pll_data;
92 struct pll_data *pll_data; member
108 struct pll_data { struct
136 extern struct pll_data c6x_soc_pll1;
/Linux-v4.19/arch/c6x/platforms/
Dpll.c204 static u32 pll_read(struct pll_data *pll, int reg) in pll_read()
212 struct pll_data *pll; in clk_sysclk_recalc()
221 if (WARN_ON(!clk->parent->pll_data)) in clk_sysclk_recalc()
224 pll = clk->parent->pll_data; in clk_sysclk_recalc()
273 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc()
335 if (clk->pll_data) in __init_clk()
Dplldata.c37 struct pll_data c6x_soc_pll1 = {
43 .pll_data = &c6x_soc_pll1,
173 struct pll_data *pll = &c6x_soc_pll1; in c6455_setup_clocks()
211 struct pll_data *pll = &c6x_soc_pll1; in c6457_setup_clocks()
261 struct pll_data *pll = &c6x_soc_pll1; in c6472_setup_clocks()
310 struct pll_data *pll = &c6x_soc_pll1; in c6474_setup_clocks()
359 struct pll_data *pll = &c6x_soc_pll1; in c6678_setup_clocks()
424 struct pll_data *pll = &c6x_soc_pll1; in c64x_setup_clocks()
/Linux-v4.19/drivers/clk/
Dclk-npcm7xx.c573 const struct npcm7xx_clk_pll_data *pll_data = &npcm7xx_plls[i]; in npcm7xx_clk_init() local
575 hw = npcm7xx_clk_register_pll(clk_base + pll_data->reg, in npcm7xx_clk_init()
576 pll_data->name, pll_data->parent_name, pll_data->flags); in npcm7xx_clk_init()
582 if (pll_data->onecell_idx >= 0) in npcm7xx_clk_init()
583 npcm7xx_clk_data->hws[pll_data->onecell_idx] = hw; in npcm7xx_clk_init()
Dclk-stm32f4.c1092 const struct stm32f4_pll_data *pll_data; member
1321 .pll_data = stm32f429_pll,
1331 .pll_data = stm32f469_pll,
1341 .pll_data = stm32f469_pll,
1479 stm32f4_rcc_register_pll("vco_in", &data->pll_data[0], in stm32f4_rcc_init()
1483 &data->pll_data[1], &stm32f4_clk_lock); in stm32f4_rcc_init()
1486 &data->pll_data[2], &stm32f4_clk_lock); in stm32f4_rcc_init()
/Linux-v4.19/drivers/clk/st/
Dclkgen-pll.c601 struct clkgen_pll_data *pll_data, in clkgen_pll_register() argument
614 init.ops = pll_data->ops; in clkgen_pll_register()
620 pll->data = pll_data; in clkgen_pll_register()
657 struct clkgen_pll_data *pll_data, in clkgen_odf_register() argument
674 gate->reg = reg + pll_data->odf_gate[odf].offset; in clkgen_odf_register()
675 gate->bit_idx = pll_data->odf_gate[odf].shift; in clkgen_odf_register()
685 div->reg = reg + pll_data->odf[odf].offset; in clkgen_odf_register()
686 div->shift = pll_data->odf[odf].shift; in clkgen_odf_register()
687 div->width = fls(pll_data->odf[odf].mask); in clkgen_odf_register()