Home
last modified time | relevance | path

Searched refs:pixclks_cntl (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/radeon/
Dradeon_legacy_crtc.c851 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) & in radeon_set_pll() local
858 &pixclks_cntl); in radeon_set_pll()
913 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
915 uint32_t pixclks_cntl; in radeon_set_pll() local
919 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_set_pll()
921 &pll_fb_post_div, &pixclks_cntl); in radeon_set_pll()
1019 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
Dradeon_legacy_tv.c887 uint32_t *ppll_div_3, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll1() argument
901 *pixclks_cntl &= ~(RADEON_PIX2CLK_SRC_SEL_MASK | RADEON_PIXCLK_TV_SRC_SEL); in radeon_legacy_tv_adjust_pll1()
902 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK; in radeon_legacy_tv_adjust_pll1()
907 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl) in radeon_legacy_tv_adjust_pll2() argument
921 *pixclks_cntl &= ~RADEON_PIX2CLK_SRC_SEL_MASK; in radeon_legacy_tv_adjust_pll2()
922 *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK | RADEON_PIXCLK_TV_SRC_SEL; in radeon_legacy_tv_adjust_pll2()
Dradeon_legacy_encoders.c52 uint32_t lvds_gen_cntl, lvds_pll_cntl, pixclks_cntl, disp_pwr_man; in radeon_legacy_lvds_update() local
111 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_lvds_update()
124 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_lvds_update()
1531 uint32_t gpiopad_a = 0, pixclks_cntl, tmp; in radeon_legacy_tv_dac_detect() local
1577 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_tv_dac_detect()
1594 tmp = pixclks_cntl & ~(RADEON_PIX2CLK_ALWAYS_ONb in radeon_legacy_tv_dac_detect()
1670 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_tv_dac_detect()
Dradeon_mode.h962 uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
965 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
/Linux-v4.19/drivers/video/fbdev/aty/
Dradeon_pm.c831 u32 pixclks_cntl; in radeon_pm_setup_for_suspend() local
899 pixclks_cntl = INPLL( pllPIXCLKS_CNTL); in radeon_pm_setup_for_suspend()
900 pixclks_cntl &= ~( PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb | in radeon_pm_setup_for_suspend()
908 OUTPLL( pllPIXCLKS_CNTL, pixclks_cntl); in radeon_pm_setup_for_suspend()