Home
last modified time | relevance | path

Searched refs:mult (Results 1 – 25 of 308) sorted by relevance

12345678910>>...13

/Linux-v4.19/drivers/clk/
Dclk-multiplier.c17 static unsigned long __get_mult(struct clk_multiplier *mult, in __get_mult() argument
21 if (mult->flags & CLK_MULTIPLIER_ROUND_CLOSEST) in __get_mult()
30 struct clk_multiplier *mult = to_clk_multiplier(hw); in clk_multiplier_recalc_rate() local
33 val = clk_readl(mult->reg) >> mult->shift; in clk_multiplier_recalc_rate()
34 val &= GENMASK(mult->width - 1, 0); in clk_multiplier_recalc_rate()
36 if (!val && mult->flags & CLK_MULTIPLIER_ZERO_BYPASS) in clk_multiplier_recalc_rate()
55 struct clk_multiplier *mult = to_clk_multiplier(hw); in __bestmult() local
66 !(mult->flags & CLK_MULTIPLIER_ZERO_BYPASS)) in __bestmult()
104 struct clk_multiplier *mult = to_clk_multiplier(hw); in clk_multiplier_round_rate() local
106 mult->width, mult->flags); in clk_multiplier_round_rate()
[all …]
Dclk-fixed-factor.c33 rate = (unsigned long long int)parent_rate * fix->mult; in clk_factor_recalc_rate()
46 best_parent = (rate / fix->mult) * fix->div; in clk_factor_round_rate()
50 return (*prate / fix->div) * fix->mult; in clk_factor_round_rate()
74 unsigned int mult, unsigned int div) in clk_hw_register_fixed_factor() argument
86 fix->mult = mult; in clk_hw_register_fixed_factor()
109 unsigned int mult, unsigned int div) in clk_register_fixed_factor() argument
113 hw = clk_hw_register_fixed_factor(dev, name, parent_name, flags, mult, in clk_register_fixed_factor()
157 u32 div, mult; in _of_fixed_factor_clk_setup() local
166 if (of_property_read_u32(node, "clock-mult", &mult)) { in _of_fixed_factor_clk_setup()
179 mult, div); in _of_fixed_factor_clk_setup()
Dclk-gemini.c278 unsigned int mult, div; in gemini_clk_probe() local
328 mult = 1; in gemini_clk_probe()
331 mult = 3; in gemini_clk_probe()
334 hw = clk_hw_register_fixed_factor(NULL, "secdiv", "ahb", 0, mult, div); in gemini_clk_probe()
359 mult = 1; in gemini_clk_probe()
397 unsigned int mult, div; in gemini_cc_init() local
444 mult = 13 + ((val >> AHBSPEED_SHIFT) & AHBSPEED_MASK); in gemini_cc_init()
448 mult *= 2; in gemini_cc_init()
449 hw = clk_hw_register_fixed_factor(NULL, "vco", "xtal", 0, mult, div); in gemini_cc_init()
/Linux-v4.19/drivers/clk/sunxi-ng/
Dccu_mult.c17 unsigned long mult, min, max; member
21 struct _ccu_mult *mult) in ccu_mult_find_best() argument
26 if (_mult < mult->min) in ccu_mult_find_best()
27 _mult = mult->min; in ccu_mult_find_best()
29 if (_mult > mult->max) in ccu_mult_find_best()
30 _mult = mult->max; in ccu_mult_find_best()
32 mult->mult = _mult; in ccu_mult_find_best()
44 _cm.min = cm->mult.min; in ccu_mult_round_rate()
46 if (cm->mult.max) in ccu_mult_round_rate()
47 _cm.max = cm->mult.max; in ccu_mult_round_rate()
[all …]
/Linux-v4.19/drivers/clk/mvebu/
Dorion.c62 int *mult, int *div) in mv88f5181_get_clk_ratio() argument
67 *mult = 1; in mv88f5181_get_clk_ratio()
70 *mult = 1; in mv88f5181_get_clk_ratio()
73 *mult = 0; in mv88f5181_get_clk_ratio()
130 int *mult, int *div) in mv88f5182_get_clk_ratio() argument
135 *mult = 1; in mv88f5182_get_clk_ratio()
138 *mult = 1; in mv88f5182_get_clk_ratio()
141 *mult = 0; in mv88f5182_get_clk_ratio()
187 int *mult, int *div) in mv88f5281_get_clk_ratio() argument
192 *mult = 1; in mv88f5281_get_clk_ratio()
[all …]
Dmv98dx3236.c120 void __iomem *sar, int id, int *mult, int *div) in mv98dx3236_get_clk_ratio() argument
128 *mult = mv98dx4251_cpu_ddr_ratios[opt][0]; in mv98dx3236_get_clk_ratio()
131 *mult = mv98dx3236_cpu_ddr_ratios[opt][0]; in mv98dx3236_get_clk_ratio()
137 *mult = mv98dx4251_cpu_mpll_ratios[opt][0]; in mv98dx3236_get_clk_ratio()
140 *mult = mv98dx3236_cpu_mpll_ratios[opt][0]; in mv98dx3236_get_clk_ratio()
Darmada-39x.c94 void __iomem *sar, int id, int *mult, int *div) in armada_39x_get_clk_ratio() argument
98 *mult = 1; in armada_39x_get_clk_ratio()
102 *mult = 1; in armada_39x_get_clk_ratio()
106 *mult = 1; in armada_39x_get_clk_ratio()
/Linux-v4.19/drivers/clk/sunxi/
Dclk-sun4i-pll3.c32 struct clk_multiplier *mult; in sun4i_a10_pll3_setup() local
56 mult = kzalloc(sizeof(*mult), GFP_KERNEL); in sun4i_a10_pll3_setup()
57 if (!mult) in sun4i_a10_pll3_setup()
60 mult->reg = reg; in sun4i_a10_pll3_setup()
61 mult->shift = SUN4I_A10_PLL3_DIV_SHIFT; in sun4i_a10_pll3_setup()
62 mult->width = SUN4I_A10_PLL3_DIV_WIDTH; in sun4i_a10_pll3_setup()
63 mult->lock = &sun4i_a10_pll3_lock; in sun4i_a10_pll3_setup()
68 &mult->hw, &clk_multiplier_ops, in sun4i_a10_pll3_setup()
88 kfree(mult); in sun4i_a10_pll3_setup()
Dclk-a10-pll2.c52 struct clk_multiplier *mult; in sun4i_pll2_setup() local
91 mult = kzalloc(sizeof(struct clk_multiplier), GFP_KERNEL); in sun4i_pll2_setup()
92 if (!mult) in sun4i_pll2_setup()
95 mult->reg = reg; in sun4i_pll2_setup()
96 mult->shift = SUN4I_PLL2_N_SHIFT; in sun4i_pll2_setup()
97 mult->width = 7; in sun4i_pll2_setup()
98 mult->flags = CLK_MULTIPLIER_ZERO_BYPASS | in sun4i_pll2_setup()
100 mult->lock = &sun4i_a10_pll2_lock; in sun4i_pll2_setup()
106 &mult->hw, &clk_multiplier_ops, in sun4i_pll2_setup()
176 kfree(mult); in sun4i_pll2_setup()
/Linux-v4.19/drivers/clk/renesas/
Drcar-gen2-cpg.c60 unsigned int mult; in cpg_z_clk_recalc_rate() local
64 mult = 32 - val; in cpg_z_clk_recalc_rate()
66 return div_u64((u64)parent_rate * mult, 32); in cpg_z_clk_recalc_rate()
73 unsigned int mult; in cpg_z_clk_round_rate() local
78 mult = div_u64((u64)rate * 32, prate); in cpg_z_clk_round_rate()
79 mult = clamp(mult, 1U, 32U); in cpg_z_clk_round_rate()
81 return *parent_rate / 32 * mult; in cpg_z_clk_round_rate()
88 unsigned int mult; in cpg_z_clk_set_rate() local
92 mult = div_u64((u64)rate * 32, parent_rate); in cpg_z_clk_set_rate()
93 mult = clamp(mult, 1U, 32U); in cpg_z_clk_set_rate()
[all …]
Dclk-rcar-gen2.c62 unsigned int mult; in cpg_z_clk_recalc_rate() local
66 mult = 32 - val; in cpg_z_clk_recalc_rate()
68 return div_u64((u64)parent_rate * mult, 32); in cpg_z_clk_recalc_rate()
75 unsigned int mult; in cpg_z_clk_round_rate() local
80 mult = div_u64((u64)rate * 32, prate); in cpg_z_clk_round_rate()
81 mult = clamp(mult, 1U, 32U); in cpg_z_clk_round_rate()
83 return *parent_rate / 32 * mult; in cpg_z_clk_round_rate()
90 unsigned int mult; in cpg_z_clk_set_rate() local
94 mult = div_u64((u64)rate * 32, parent_rate); in cpg_z_clk_set_rate()
95 mult = clamp(mult, 1U, 32U); in cpg_z_clk_set_rate()
[all …]
Drcar-gen3-cpg.c93 unsigned int mult; in cpg_z_clk_recalc_rate() local
97 mult = 32 - (val >> __ffs(zclk->mask)); in cpg_z_clk_recalc_rate()
100 return DIV_ROUND_CLOSEST_ULL((u64)parent_rate * mult, 32 * 2); in cpg_z_clk_recalc_rate()
108 unsigned int mult; in cpg_z_clk_round_rate() local
110 mult = div_u64(rate * 32ULL, prate); in cpg_z_clk_round_rate()
111 mult = clamp(mult, 1U, 32U); in cpg_z_clk_round_rate()
113 return (u64)prate * mult / 32; in cpg_z_clk_round_rate()
120 unsigned int mult; in cpg_z_clk_set_rate() local
125 mult = DIV_ROUND_CLOSEST_ULL(rate * 32ULL * 2, parent_rate); in cpg_z_clk_set_rate()
126 mult = clamp(mult, 1U, 32U); in cpg_z_clk_set_rate()
[all …]
Dclk-sh73a0.c83 unsigned int mult = 1; in sh73a0_cpg_register_clock() local
114 mult = ((readl(enable_reg) >> 24) & 0x3f) + 1; in sh73a0_cpg_register_clock()
118 mult *= 2; in sh73a0_cpg_register_clock()
126 mult = __raw_readl(dsi_reg); in sh73a0_cpg_register_clock()
127 if (!(mult & 0x8000)) in sh73a0_cpg_register_clock()
128 mult = 1; in sh73a0_cpg_register_clock()
130 mult = (mult & 0x3f) + 1; in sh73a0_cpg_register_clock()
156 mult, div); in sh73a0_cpg_register_clock()
Dclk-rz.c57 unsigned mult; in rz_cpg_register_clock() local
64 mult = cpg_mode ? (32 / 4) : 30; in rz_cpg_register_clock()
66 return clk_register_fixed_factor(NULL, name, parent_name, 0, mult, 1); in rz_cpg_register_clock()
84 mult = frqcr_tab[val]; in rz_cpg_register_clock()
85 return clk_register_fixed_factor(NULL, name, "pll", 0, mult, 3); in rz_cpg_register_clock()
Dclk-r8a73a4.c69 unsigned int mult = 1; in r8a73a4_cpg_register_clock() local
101 mult = ((value >> 24) & 0x7f) + 1; in r8a73a4_cpg_register_clock()
109 mult = ((value >> 24) & 0x7f) + 1; in r8a73a4_cpg_register_clock()
154 mult = ((value >> 24) & 0x7f) + 1; in r8a73a4_cpg_register_clock()
164 mult = 0x20 - ((readl(cpg->reg + CPG_FRQCRC) >> shift) & 0x1f); in r8a73a4_cpg_register_clock()
183 mult, div); in r8a73a4_cpg_register_clock()
/Linux-v4.19/arch/arm/mach-omap2/
Dclkt2xxx_dpllcore.c115 u32 cur_rate, low, mult, div, valid_rate, done_rate; in omap2_reprogram_dpllcore() local
121 mult = omap2xxx_cm_get_core_clk_src(); in omap2_reprogram_dpllcore()
123 if ((rate == (cur_rate / 2)) && (mult == 2)) { in omap2_reprogram_dpllcore()
125 } else if ((rate == (cur_rate * 2)) && (mult == 1)) { in omap2_reprogram_dpllcore()
132 if (mult == 1) in omap2_reprogram_dpllcore()
150 mult = ((rate / 2) / 1000000); in omap2_reprogram_dpllcore()
154 mult = (rate / 1000000); in omap2_reprogram_dpllcore()
158 tmpset.cm_clksel1_pll |= (mult << __ffs(dd->div1_mask)); in omap2_reprogram_dpllcore()
/Linux-v4.19/sound/core/
Dpcm_timer.c36 unsigned long rate, mult, fsize, l, post; in snd_pcm_timer_resolution_change() local
39 mult = 1000000000; in snd_pcm_timer_resolution_change()
43 l = gcd(mult, rate); in snd_pcm_timer_resolution_change()
44 mult /= l; in snd_pcm_timer_resolution_change()
53 while ((mult * fsize) / fsize != mult) { in snd_pcm_timer_resolution_change()
54 mult /= 2; in snd_pcm_timer_resolution_change()
64 runtime->timer_resolution = (mult * fsize / rate) * post; in snd_pcm_timer_resolution_change()
/Linux-v4.19/arch/arm/boot/dts/
Dam33xx-clocks.dtsi23 clock-mult = <1>;
31 clock-mult = <1>;
39 clock-mult = <1>;
47 clock-mult = <1>;
55 clock-mult = <1>;
63 clock-mult = <1>;
71 clock-mult = <1>;
79 clock-mult = <1>;
87 clock-mult = <1>;
95 clock-mult = <1>;
[all …]
Domap36xx-omap3430es2plus-clocks.dtsi38 clock-mult = <1>;
54 clock-mult = <1>;
78 clock-mult = <1>;
86 clock-mult = <1>;
94 clock-mult = <1>;
102 clock-mult = <1>;
110 clock-mult = <1>;
118 clock-mult = <1>;
126 clock-mult = <1>;
134 clock-mult = <1>;
[all …]
Dam43xx-clocks.dtsi39 clock-mult = <1>;
47 clock-mult = <1>;
55 clock-mult = <1>;
63 clock-mult = <1>;
71 clock-mult = <1>;
79 clock-mult = <1>;
87 clock-mult = <1>;
95 clock-mult = <1>;
103 clock-mult = <1>;
111 clock-mult = <1>;
[all …]
/Linux-v4.19/kernel/time/
Dsched_clock.c44 u32 mult; member
87 .read_data[0] = { .mult = NSEC_PER_SEC / HZ,
92 static inline u64 notrace cyc_to_ns(u64 cyc, u32 mult, u32 shift) in cyc_to_ns() argument
94 return (cyc * mult) >> shift; in cyc_to_ns()
109 res = rd->epoch_ns + cyc_to_ns(cyc, rd->mult, rd->shift); in sched_clock()
152 ns = rd.epoch_ns + cyc_to_ns((cyc - rd.epoch_cyc) & rd.sched_clock_mask, rd.mult, rd.shift); in update_sched_clock()
197 ns = rd.epoch_ns + cyc_to_ns((cyc - rd.epoch_cyc) & rd.sched_clock_mask, rd.mult, rd.shift); in sched_clock_register()
202 rd.mult = new_mult; in sched_clock_register()
Dclocksource.c63 clocks_calc_mult_shift(u32 *mult, u32 *shift, u32 from, u32 to, u32 maxsec) in clocks_calc_mult_shift() argument
89 *mult = tmp; in clocks_calc_mult_shift()
242 wd_nsec = clocksource_cyc2ns(delta, watchdog->mult, in clocksource_watchdog()
246 cs_nsec = clocksource_cyc2ns(delta, cs->mult, cs->shift); in clocksource_watchdog()
594 nsec = mul_u64_u32_shr(delta, suspend_clocksource->mult, in clocksource_stop_suspend_timing()
657 ret = (u64)cs->mult * 11; in clocksource_max_adjustment()
677 u64 clocks_calc_max_nsecs(u32 mult, u32 shift, u32 maxadj, u64 mask, u64 *max_cyc) in clocks_calc_max_nsecs() argument
686 do_div(max_cycles, mult+maxadj); in clocks_calc_max_nsecs()
695 max_nsecs = clocksource_cyc2ns(max_cycles, mult - maxadj, shift); in clocks_calc_max_nsecs()
714 cs->max_idle_ns = clocks_calc_max_nsecs(cs->mult, cs->shift, in clocksource_update_max_deferment()
[all …]
/Linux-v4.19/drivers/net/ethernet/mellanox/mlx4/
Den_clock.c124 u32 diff, mult; in mlx4_en_phc_adjfreq() local
134 mult = mdev->nominal_c_mult; in mlx4_en_phc_adjfreq()
135 adj = mult; in mlx4_en_phc_adjfreq()
141 mdev->cycles.mult = neg_adj ? mult - diff : mult + diff; in mlx4_en_phc_adjfreq()
281 mdev->cycles.mult = in mlx4_en_init_timestamp()
283 mdev->nominal_c_mult = mdev->cycles.mult; in mlx4_en_init_timestamp()
/Linux-v4.19/drivers/cpufreq/
Dlonghaul.c108 static unsigned int calc_speed(int mult) in calc_speed() argument
111 khz = (mult/10)*fsb; in calc_speed()
112 if (mult%10) in calc_speed()
249 int speed, mult; in longhaul_setstate() local
259 mult = mults[mults_index & 0x1f]; in longhaul_setstate()
260 if (mult == -1) in longhaul_setstate()
263 speed = calc_speed(mult); in longhaul_setstate()
275 fsb, mult/10, mult%10, print_speed(speed/1000)); in longhaul_setstate()
406 static int guess_fsb(int mult) in guess_fsb() argument
414 f_max = ((speeds[i] * mult) + 50) / 100; in guess_fsb()
[all …]
/Linux-v4.19/drivers/clk/davinci/
Dpll.c120 u32 mult; in davinci_pll_recalc_rate() local
122 mult = readl(pll->base + PLLM) & pll->pllm_mask; in davinci_pll_recalc_rate()
123 rate *= mult + 1; in davinci_pll_recalc_rate()
136 u32 mult; in davinci_pll_determine_rate() local
143 mult = rate / parent_rate; in davinci_pll_determine_rate()
144 best_rate = parent_rate * mult; in davinci_pll_determine_rate()
151 if (mult < pll->pllm_min || mult > pll->pllm_max) in davinci_pll_determine_rate()
162 for (mult = pll->pllm_min; mult <= pll->pllm_max; mult++) { in davinci_pll_determine_rate()
163 parent_rate = clk_hw_round_rate(parent, rate / mult); in davinci_pll_determine_rate()
164 r = parent_rate * mult; in davinci_pll_determine_rate()
[all …]

12345678910>>...13