Home
last modified time | relevance | path

Searched refs:mmVCE_UENC_DMA_DCLK_CTRL (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/vce/
Dvce_1_0_d.h54 #define mmVCE_UENC_DMA_DCLK_CTRL 0x8250 macro
Dvce_2_0_d.h49 #define mmVCE_UENC_DMA_DCLK_CTRL 0x8390 macro
Dvce_3_0_d.h54 #define mmVCE_UENC_DMA_DCLK_CTRL 0x8390 macro
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dvce_v3_0.c202 data = RREG32(mmVCE_UENC_DMA_DCLK_CTRL); in vce_v3_0_set_vce_sw_clock_gating()
207 WREG32(mmVCE_UENC_DMA_DCLK_CTRL, data); in vce_v3_0_set_vce_sw_clock_gating()
226 data = RREG32(mmVCE_UENC_DMA_DCLK_CTRL); in vce_v3_0_set_vce_sw_clock_gating()
231 WREG32(mmVCE_UENC_DMA_DCLK_CTRL, data); in vce_v3_0_set_vce_sw_clock_gating()
Dvce_v4_0.c834 data = RREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_UENC_DMA_DCLK_CTRL));
839 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_UENC_DMA_DCLK_CTRL), data);
858 data = RREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_UENC_DMA_DCLK_CTRL));
863 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_UENC_DMA_DCLK_CTRL), data);