Home
last modified time | relevance | path

Searched refs:mmUVD_RB_WPTR2 (Results 1 – 6 of 6) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_6_0_d.h43 #define mmUVD_RB_WPTR2 0x3c25 macro
Duvd_7_0_offset.h92 #define mmUVD_RB_WPTR2 macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h192 #define mmUVD_RB_WPTR2 macro
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Duvd_v6_0.c128 return RREG32(mmUVD_RB_WPTR2); in uvd_v6_0_enc_ring_get_wptr()
160 WREG32(mmUVD_RB_WPTR2, in uvd_v6_0_enc_ring_set_wptr()
862 WREG32(mmUVD_RB_WPTR2, lower_32_bits(ring->wptr)); in uvd_v6_0_start()
Dvcn_v1_0.c773 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr)); in vcn_v1_0_start()
1096 return RREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2); in vcn_v1_0_enc_ring_get_wptr()
1114 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2, in vcn_v1_0_enc_ring_set_wptr()
Duvd_v7_0.c126 return RREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2); in uvd_v7_0_enc_ring_get_wptr()
165 WREG32_SOC15(UVD, ring->me, mmUVD_RB_WPTR2, in uvd_v7_0_enc_ring_set_wptr()
1099 WREG32_SOC15(UVD, k, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr)); in uvd_v7_0_start()