Searched refs:mmUVD_CGC_GATE (Results 1 – 12 of 12) sorted by relevance
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
D | uvd_4_0_d.h | 35 #define mmUVD_CGC_GATE 0x3D2A macro
|
D | uvd_4_2_d.h | 42 #define mmUVD_CGC_GATE 0x3d2a macro
|
D | uvd_5_0_d.h | 48 #define mmUVD_CGC_GATE 0x3d2a macro
|
D | uvd_6_0_d.h | 64 #define mmUVD_CGC_GATE 0x3d2a macro
|
D | uvd_7_0_offset.h | 144 #define mmUVD_CGC_GATE … macro
|
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
D | uvd_v5_0.c | 616 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating() 654 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating() 709 data = RREG32(mmUVD_CGC_GATE); 740 WREG32(mmUVD_CGC_GATE, data);
|
D | uvd_v6_0.c | 631 data = RREG32(mmUVD_CGC_GATE); 699 WREG32(mmUVD_CGC_GATE, data); 1265 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating() 1312 WREG32(mmUVD_CGC_GATE, data3); in uvd_v6_0_enable_clock_gating() 1368 data = RREG32(mmUVD_CGC_GATE); 1401 WREG32(mmUVD_CGC_GATE, data);
|
D | uvd_v7_0.c | 1629 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, 0); 1638 data = RREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE); 1671 WREG32_SOC15(UVD, ring->me, mmUVD_CGC_GATE, data);
|
D | uvd_v4_2.c | 271 WREG32(mmUVD_CGC_GATE, 0); in uvd_v4_2_start()
|
D | vcn_v1_0.c | 361 data = RREG32_SOC15(VCN, 0, mmUVD_CGC_GATE); in vcn_v1_0_disable_clock_gating() 382 WREG32_SOC15(VCN, 0, mmUVD_CGC_GATE, data); in vcn_v1_0_disable_clock_gating()
|
D | si.c | 104 mmUVD_CGC_GATE, 0x00000008, 0x00000000,
|
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
D | vcn_1_0_offset.h | 282 #define mmUVD_CGC_GATE … macro
|