Home
last modified time | relevance | path

Searched refs:mmSDMA0_POWER_CNTL (Results 1 – 9 of 9) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dcik_sdma.c924 orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET); in cik_enable_sdma_mgls()
927 WREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET, data); in cik_enable_sdma_mgls()
929 orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET); in cik_enable_sdma_mgls()
932 WREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET, data); in cik_enable_sdma_mgls()
934 orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET); in cik_enable_sdma_mgls()
937 WREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET, data); in cik_enable_sdma_mgls()
939 orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET); in cik_enable_sdma_mgls()
942 WREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET, data); in cik_enable_sdma_mgls()
Dsdma_v4_0.c67 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0x003ff006, 0x0003c000),
109 SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0xfc3fffff, 0x40000051),
777 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL)); in sdma_v4_1_init_power_gating()
780 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data); in sdma_v4_1_init_power_gating()
789 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL)); in sdma_v4_1_init_power_gating()
796 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data); in sdma_v4_1_init_power_gating()
1514 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL)); in sdma_v4_0_update_medium_grain_light_sleep()
1517 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data); in sdma_v4_0_update_medium_grain_light_sleep()
1528 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL)); in sdma_v4_0_update_medium_grain_light_sleep()
1531 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data); in sdma_v4_0_update_medium_grain_light_sleep()
[all …]
Dsdma_v3_0.c148 mmSDMA0_POWER_CNTL, 0x00000800, 0x0003c800,
168 mmSDMA0_POWER_CNTL, 0x00000800, 0x0003c800,
1539 temp = data = RREG32(mmSDMA0_POWER_CNTL + sdma_offsets[i]); in sdma_v3_0_update_sdma_medium_grain_light_sleep()
1543 WREG32(mmSDMA0_POWER_CNTL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_light_sleep()
1547 temp = data = RREG32(mmSDMA0_POWER_CNTL + sdma_offsets[i]); in sdma_v3_0_update_sdma_medium_grain_light_sleep()
1551 WREG32(mmSDMA0_POWER_CNTL + sdma_offsets[i], data); in sdma_v3_0_update_sdma_medium_grain_light_sleep()
1599 data = RREG32(mmSDMA0_POWER_CNTL + sdma_offsets[0]); in sdma_v3_0_get_clockgating_state()
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h64 #define mmSDMA0_POWER_CNTL … macro
Dsdma0_4_0_offset.h66 #define mmSDMA0_POWER_CNTL 0x001a macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_d.h159 #define mmSDMA0_POWER_CNTL 0x3402 macro
Doss_3_0_1_d.h156 #define mmSDMA0_POWER_CNTL 0x3402 macro
Doss_2_0_d.h221 #define mmSDMA0_POWER_CNTL 0x3402 macro
Doss_3_0_d.h293 #define mmSDMA0_POWER_CNTL 0x3402 macro