Home
last modified time | relevance | path

Searched refs:mmSDMA0_F32_CNTL (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dcik_sdma.c411 me_cntl = RREG32(mmSDMA0_F32_CNTL + sdma_offsets[i]); in cik_sdma_enable()
416 WREG32(mmSDMA0_F32_CNTL + sdma_offsets[i], me_cntl); in cik_sdma_enable()
1093 tmp = RREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET); in cik_sdma_soft_reset()
1095 WREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET, tmp); in cik_sdma_soft_reset()
1100 tmp = RREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET); in cik_sdma_soft_reset()
1102 WREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET, tmp); in cik_sdma_soft_reset()
Dsdma_v2_4.c387 f32_cntl = RREG32(mmSDMA0_F32_CNTL + sdma_offsets[i]); in sdma_v2_4_enable()
392 WREG32(mmSDMA0_F32_CNTL + sdma_offsets[i], f32_cntl); in sdma_v2_4_enable()
1027 tmp = RREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET); in sdma_v2_4_soft_reset()
1029 WREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET, tmp); in sdma_v2_4_soft_reset()
1034 tmp = RREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET); in sdma_v2_4_soft_reset()
1036 WREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET, tmp); in sdma_v2_4_soft_reset()
Dsdma_v4_0.c602 f32_cntl = RREG32(sdma_v4_0_get_reg_offset(adev, i, mmSDMA0_F32_CNTL)); in sdma_v4_0_enable()
604 WREG32(sdma_v4_0_get_reg_offset(adev, i, mmSDMA0_F32_CNTL), f32_cntl); in sdma_v4_0_enable()
700 temp = RREG32(sdma_v4_0_get_reg_offset(adev, i, mmSDMA0_F32_CNTL)); in sdma_v4_0_gfx_resume()
702 WREG32(sdma_v4_0_get_reg_offset(adev, i, mmSDMA0_F32_CNTL), temp); in sdma_v4_0_gfx_resume()
Dsdma_v3_0.c623 f32_cntl = RREG32(mmSDMA0_F32_CNTL + sdma_offsets[i]); in sdma_v3_0_enable()
628 WREG32(mmSDMA0_F32_CNTL + sdma_offsets[i], f32_cntl); in sdma_v3_0_enable()
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h96 #define mmSDMA0_F32_CNTL … macro
Dsdma0_4_0_offset.h98 #define mmSDMA0_F32_CNTL 0x002a macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_d.h174 #define mmSDMA0_F32_CNTL 0x3412 macro
Doss_3_0_1_d.h172 #define mmSDMA0_F32_CNTL 0x3412 macro
Doss_2_0_d.h237 #define mmSDMA0_F32_CNTL 0x3412 macro
Doss_3_0_d.h309 #define mmSDMA0_F32_CNTL 0x3412 macro