Searched refs:mmRLC_MEM_SLP_CNTL (Results 1 – 11 of 11) sorted by relevance
| /Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v9_0.c | 3588 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
3591 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
3617 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_update_medium_grain_clock_gating()
3620 WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data); in gfx_v9_0_update_medium_grain_clock_gating()
3846 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL); in gfx_v9_0_get_clockgating_state()
|
| D | gfx_v8_0.c | 705 mmRLC_MEM_SLP_CNTL, 0xffffffff, 0x00020201,
5761 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_get_clockgating_state()
5952 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v8_0_update_medium_grain_clock_gating()
5955 WREG32(mmRLC_MEM_SLP_CNTL, data); in gfx_v8_0_update_medium_grain_clock_gating()
|
| D | gfx_v7_0.c | 3687 data = RREG32(mmRLC_MEM_SLP_CNTL); in gfx_v7_0_enable_mgcg()
3690 WREG32(mmRLC_MEM_SLP_CNTL, data); in gfx_v7_0_enable_mgcg()
|
| /Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_d.h | 1156 #define mmRLC_MEM_SLP_CNTL 0x30D8 macro
|
| D | gfx_7_0_d.h | 1247 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
|
| D | gfx_7_2_d.h | 1260 #define mmRLC_MEM_SLP_CNTL 0x30c6 macro
|
| D | gfx_8_0_d.h | 1349 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
|
| D | gfx_8_1_d.h | 1351 #define mmRLC_MEM_SLP_CNTL 0xec06 macro
|
| /Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 5907 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_9_1_offset.h | 6186 #define mmRLC_MEM_SLP_CNTL … macro
|
| D | gc_9_2_1_offset.h | 6150 #define mmRLC_MEM_SLP_CNTL … macro
|
