Home
last modified time | relevance | path

Searched refs:mmLVTMA_PWRSEQ_DELAY2_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h10394 #define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h1859 #define mmLVTMA_PWRSEQ_DELAY2_BASE_IDX macro