Searched refs:mmINPUT_CSC_CONTROL (Results 1 – 9 of 9) sorted by relevance
2126 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset); in dce_v11_0_crtc_load_lut()2128 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_crtc_load_lut()
2084 tmp = RREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset); in dce_v10_0_crtc_load_lut()2087 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_crtc_load_lut()
1991 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, in dce_v8_0_crtc_load_lut()
2016 WREG32(mmINPUT_CSC_CONTROL + amdgpu_crtc->crtc_offset, in dce_v6_0_crtc_load_lut()
3874 #define mmINPUT_CSC_CONTROL 0x1A35 macro
1899 #define mmINPUT_CSC_CONTROL 0x1a35 macro
2748 #define mmINPUT_CSC_CONTROL 0x1a35 macro
2502 #define mmINPUT_CSC_CONTROL 0x1a35 macro
3733 #define mmINPUT_CSC_CONTROL 0x1a35 macro