Searched refs:mmGDS_VMID0_BASE (Results 1 – 10 of 10) sorted by relevance
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gca/ |
D | gfx_7_0_d.h | 2217 #define mmGDS_VMID0_BASE 0x3300 macro
|
D | gfx_7_2_d.h | 2239 #define mmGDS_VMID0_BASE 0x3300 macro
|
D | gfx_8_0_d.h | 2437 #define mmGDS_VMID0_BASE 0x3300 macro
|
D | gfx_8_1_d.h | 2416 #define mmGDS_VMID0_BASE 0x3300 macro
|
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v9_0.c | 1316 adev->gfx.ngg.gds_reserve_addr = RREG32_SOC15(GC, 0, mmGDS_VMID0_BASE); in gfx_v9_0_ngg_init() 3422 SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_BASE) + 2 * vmid, in gfx_v9_0_ring_emit_gds_switch()
|
D | gfx_v7_0.c | 93 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
|
D | gfx_v8_0.c | 175 {mmGDS_VMID0_BASE, mmGDS_VMID0_SIZE, mmGDS_GWS_VMID0, mmGDS_OA_VMID0},
|
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gc/ |
D | gc_9_0_offset.h | 2981 #define mmGDS_VMID0_BASE … macro
|
D | gc_9_1_offset.h | 3268 #define mmGDS_VMID0_BASE … macro
|
D | gc_9_2_1_offset.h | 3218 #define mmGDS_VMID0_BASE … macro
|