Home
last modified time | relevance | path

Searched refs:mmCP_ME1_PIPE0_INT_CNTL (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h265 #define mmCP_ME1_PIPE0_INT_CNTL 0x3085 macro
Dgfx_7_2_d.h267 #define mmCP_ME1_PIPE0_INT_CNTL 0x3085 macro
Dgfx_8_0_d.h298 #define mmCP_ME1_PIPE0_INT_CNTL 0x3085 macro
Dgfx_8_1_d.h298 #define mmCP_ME1_PIPE0_INT_CNTL 0x3085 macro
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_0.c4392 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE0_INT_CNTL); in gfx_v9_0_set_compute_eop_interrupt_state()
4565 target = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE0_INT_CNTL); in gfx_v9_0_kiq_set_interrupt_state()
Dgfx_v7_0.c4826 mec_int_cntl_reg = mmCP_ME1_PIPE0_INT_CNTL; in gfx_v7_0_set_compute_eop_interrupt_state()
Dgfx_v8_0.c6752 mec_int_cntl_reg = mmCP_ME1_PIPE0_INT_CNTL; in gfx_v8_0_set_compute_eop_interrupt_state()
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2457 #define mmCP_ME1_PIPE0_INT_CNTL … macro
Dgc_9_1_offset.h2770 #define mmCP_ME1_PIPE0_INT_CNTL … macro
Dgc_9_2_1_offset.h2706 #define mmCP_ME1_PIPE0_INT_CNTL … macro