Searched refs:mmBIF_BX_PF0_MAILBOX_INT_CNTL (Results 1 – 2 of 2) sorted by relevance
| /Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | mxgpu_ai.c | 226 u32 tmp = RREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL)); in xgpu_ai_set_mailbox_ack_irq()
230 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL), tmp); in xgpu_ai_set_mailbox_ack_irq()
278 u32 tmp = RREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL)); in xgpu_ai_set_mailbox_rcv_irq()
282 WREG32_NO_KIQ(SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF0_MAILBOX_INT_CNTL), tmp); in xgpu_ai_set_mailbox_rcv_irq()
|
| /Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/nbio/ |
| D | nbio_6_1_offset.h | 2618 #define mmBIF_BX_PF0_MAILBOX_INT_CNTL … macro
|
