Home
last modified time | relevance | path

Searched refs:ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR (Results 1 – 2 of 2) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_1_0_offset.h13552 #define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR macro
/Linux-v4.19/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h17373 #define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR macro