Searched refs:irq_enable_mask (Results 1 – 11 of 11) sorted by relevance
/Linux-v4.19/arch/mips/sgi-ip27/ |
D | ip27-irq-pci.c | 104 set_bit(bit, si->irq_enable_mask); in intr_connect_level() 107 REMOTE_HUB_S(nasid, PI_INT_MASK0_A, si->irq_enable_mask[0]); in intr_connect_level() 108 REMOTE_HUB_S(nasid, PI_INT_MASK1_A, si->irq_enable_mask[1]); in intr_connect_level() 110 REMOTE_HUB_S(nasid, PI_INT_MASK0_B, si->irq_enable_mask[0]); in intr_connect_level() 111 REMOTE_HUB_S(nasid, PI_INT_MASK1_B, si->irq_enable_mask[1]); in intr_connect_level() 122 clear_bit(bit, si->irq_enable_mask); in intr_disconnect_level() 125 REMOTE_HUB_S(nasid, PI_INT_MASK0_A, si->irq_enable_mask[0]); in intr_disconnect_level() 126 REMOTE_HUB_S(nasid, PI_INT_MASK1_A, si->irq_enable_mask[1]); in intr_disconnect_level() 128 REMOTE_HUB_S(nasid, PI_INT_MASK0_B, si->irq_enable_mask[0]); in intr_disconnect_level() 129 REMOTE_HUB_S(nasid, PI_INT_MASK1_B, si->irq_enable_mask[1]); in intr_disconnect_level()
|
D | ip27-irq.c | 198 __set_bit(resched, si->irq_enable_mask); in install_ipi() 203 __set_bit(call, si->irq_enable_mask); in install_ipi() 207 LOCAL_HUB_S(PI_INT_MASK0_A, si->irq_enable_mask[0]); in install_ipi() 208 LOCAL_HUB_S(PI_INT_MASK1_A, si->irq_enable_mask[1]); in install_ipi() 210 LOCAL_HUB_S(PI_INT_MASK0_B, si->irq_enable_mask[0]); in install_ipi() 211 LOCAL_HUB_S(PI_INT_MASK1_B, si->irq_enable_mask[1]); in install_ipi()
|
/Linux-v4.19/drivers/gpu/drm/via/ |
D | via_irq.c | 266 dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE; in via_driver_irq_preinstall() 285 dev_priv->irq_enable_mask |= cur_irq->enable_mask; in via_driver_irq_preinstall() 297 ~(dev_priv->irq_enable_mask)); in via_driver_irq_preinstall() 315 | dev_priv->irq_enable_mask); in via_driver_irq_postinstall() 339 ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask)); in via_driver_irq_uninstall()
|
D | via_drv.h | 89 uint32_t irq_enable_mask; member
|
/Linux-v4.19/drivers/gpu/drm/i915/ |
D | intel_ringbuffer.c | 815 gen5_enable_gt_irq(engine->i915, engine->irq_enable_mask); in gen5_irq_enable() 821 gen5_disable_gt_irq(engine->i915, engine->irq_enable_mask); in gen5_irq_disable() 829 dev_priv->irq_mask &= ~engine->irq_enable_mask; in i9xx_irq_enable() 839 dev_priv->irq_mask |= engine->irq_enable_mask; in i9xx_irq_disable() 848 dev_priv->irq_mask &= ~engine->irq_enable_mask; in i8xx_irq_enable() 858 dev_priv->irq_mask |= engine->irq_enable_mask; in i8xx_irq_disable() 883 ~(engine->irq_enable_mask | in gen6_irq_enable() 885 gen5_enable_gt_irq(dev_priv, engine->irq_enable_mask); in gen6_irq_enable() 894 gen5_disable_gt_irq(dev_priv, engine->irq_enable_mask); in gen6_irq_disable() 902 I915_WRITE_IMR(engine, ~engine->irq_enable_mask); in hsw_vebox_irq_enable() [all …]
|
D | intel_ringbuffer.h | 444 u32 irq_enable_mask; /* bitmask to enable ring interrupt */ member
|
D | intel_lrc.c | 2085 ~(engine->irq_enable_mask | engine->irq_keep_mask)); in gen8_logical_ring_enable_irq() 2368 engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT << shift; in logical_ring_default_irqs()
|
/Linux-v4.19/arch/mips/include/asm/mach-ip27/ |
D | mmzone.h | 14 unsigned long irq_enable_mask[2]; member
|
/Linux-v4.19/arch/mips/include/asm/mach-loongson64/ |
D | mmzone.h | 28 unsigned long irq_enable_mask[2]; member
|
/Linux-v4.19/drivers/pinctrl/ |
D | pinctrl-single.c | 138 unsigned irq_enable_mask; member 671 if (pcs_soc->irq_enable_mask) { in pcs_add_pin() 675 if (val & pcs_soc->irq_enable_mask) { in pcs_add_pin() 678 val &= ~pcs_soc->irq_enable_mask; in pcs_add_pin() 1381 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set() 1553 if (!pcs_soc->irq_enable_mask || in pcs_irq_init_chained_handler() 1916 .irq_enable_mask = (1 << 14), /* OMAP_WAKEUP_EN */ 1921 .irq_enable_mask = (1 << 24), /* WAKEUPENABLE */ 1927 .irq_enable_mask = (1 << 29), /* OMAP_WAKEUP_EN */
|
/Linux-v4.19/drivers/dma/ti/ |
D | omap-dma.c | 40 uint32_t irq_enable_mask; member 605 status &= od->irq_enable_mask; in omap_dma_irq() 663 od->irq_enable_mask |= val; in omap_dma_alloc_chan_resources() 664 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_alloc_chan_resources() 698 od->irq_enable_mask &= ~BIT(c->dma_ch); in omap_dma_free_chan_resources() 699 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_free_chan_resources() 1541 od->irq_enable_mask = 0; in omap_dma_probe()
|