| /Linux-v4.19/drivers/gpu/drm/radeon/ |
| D | evergreen_cs.c | 1149 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1221 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1233 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1245 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1257 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1281 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1301 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1504 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1521 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1562 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
[all …]
|
| D | r600_cs.c | 1023 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1085 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1087 track->vgt_strmout_bo_mc[tmp] = reloc->gpu_offset; in r600_cs_check_reg()
1106 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1215 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1246 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1282 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1285 track->cb_color_bo_mc[tmp] = reloc->gpu_offset; in r600_cs_check_reg()
1296 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1298 track->db_bo_mc = reloc->gpu_offset; in r600_cs_check_reg()
[all …]
|
| D | r200.c | 191 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
204 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
228 ib[idx] = tmp + ((u32)reloc->gpu_offset); in r200_packet0_check()
230 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
274 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
368 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
|
| D | r300.c | 673 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
686 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
715 ((idx_value & ~31) + (u32)reloc->gpu_offset); in r300_packet0_check()
724 tmp = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1085 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1130 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1195 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r300_packet3_check()
|
| D | r100.c | 1274 tmp += (((u32)reloc->gpu_offset) >> 10); in r100_reloc_pitch_offset()
1325 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1337 ib[idx+2] = radeon_get_ib_value(p, idx + 2) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1351 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1592 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1605 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1626 ib[idx] = tmp + ((u32)reloc->gpu_offset); in r100_packet0_check()
1628 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1646 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1664 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
[all …]
|
| D | radeon_cs.c | 871 (*cs_reloc)->gpu_offset = in radeon_cs_packet_next_reloc()
873 (*cs_reloc)->gpu_offset |= relocs_chunk->kdata[idx + 0]; in radeon_cs_packet_next_reloc()
|
| D | radeon_object.c | 590 lobj->gpu_offset = radeon_bo_gpu_offset(bo); in radeon_bo_list_validate()
595 lobj->gpu_offset = radeon_bo_gpu_offset(lobj->robj); in radeon_bo_list_validate()
|
| D | radeon_ttm.c | 143 man->gpu_offset = rdev->mc.gtt_start; in radeon_init_mem_type()
165 man->gpu_offset = rdev->mc.vram_start; in radeon_init_mem_type()
|
| D | radeon_vce.c | 489 start = reloc->gpu_offset; in radeon_vce_cs_reloc()
|
| D | radeon_uvd.c | 592 start = reloc->gpu_offset; in radeon_uvd_cs_reloc()
|
| D | radeon.h | 466 uint64_t gpu_offset; member
|
| /Linux-v4.19/drivers/gpu/drm/vmwgfx/ |
| D | vmwgfx_ttm_buffer.c | 765 man->gpu_offset = 0; in vmw_init_mem_type()
778 man->gpu_offset = 0; in vmw_init_mem_type()
|
| /Linux-v4.19/include/drm/ttm/ |
| D | ttm_bo_driver.h | 181 uint64_t gpu_offset; /* GPU address space is independent of CPU word size */ member
|
| /Linux-v4.19/drivers/gpu/drm/i915/ |
| D | i915_gem.c | 859 const char *gpu_vaddr, int gpu_offset, in __copy_to_user_swizzled() argument
865 int cacheline_end = ALIGN(gpu_offset + 1, 64); in __copy_to_user_swizzled()
866 int this_length = min(cacheline_end - gpu_offset, length); in __copy_to_user_swizzled()
867 int swizzled_gpu_offset = gpu_offset ^ 64; in __copy_to_user_swizzled()
876 gpu_offset += this_length; in __copy_to_user_swizzled()
884 __copy_from_user_swizzled(char *gpu_vaddr, int gpu_offset, in __copy_from_user_swizzled() argument
891 int cacheline_end = ALIGN(gpu_offset + 1, 64); in __copy_from_user_swizzled()
892 int this_length = min(cacheline_end - gpu_offset, length); in __copy_from_user_swizzled()
893 int swizzled_gpu_offset = gpu_offset ^ 64; in __copy_from_user_swizzled()
902 gpu_offset += this_length; in __copy_from_user_swizzled()
|
| /Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_ttm.c | 190 man->gpu_offset = adev->gmc.gart_start; in amdgpu_init_mem_type()
198 man->gpu_offset = adev->gmc.vram_start; in amdgpu_init_mem_type()
209 man->gpu_offset = 0; in amdgpu_init_mem_type()
349 addr += bo->bdev->man[mem->mem_type].gpu_offset; in amdgpu_mm_node_addr()
1122 bo->bdev->man[bo->mem.mem_type].gpu_offset; in amdgpu_ttm_alloc_gart()
|
| D | amdgpu_object.c | 907 u64 domain_start = bo->tbo.bdev->man[mem_type].gpu_offset; in amdgpu_bo_pin_restricted()
|
| /Linux-v4.19/drivers/gpu/drm/qxl/ |
| D | qxl_ttm.c | 170 man->gpu_offset = 0; in qxl_init_mem_type()
|
| D | qxl_cmd.c | 492 …_create.data |= (new_mem->start << PAGE_SHIFT) + surf->tbo.bdev->man[new_mem->mem_type].gpu_offset; in qxl_hw_surface_alloc()
|
| /Linux-v4.19/drivers/gpu/drm/ttm/ |
| D | ttm_bo.c | 80 pr_err(" gpu_offset: 0x%08llX\n", man->gpu_offset); in ttm_mem_type_debug()
310 bdev->man[bo->mem.mem_type].gpu_offset; in ttm_bo_handle_move_mem()
|
