Home
last modified time | relevance | path

Searched refs:gate_clks (Results 1 – 13 of 13) sorted by relevance

/Linux-v4.19/drivers/clk/samsung/
Dclk-exynos7.c197 .gate_clks = topc_gate_clks,
389 .gate_clks = top0_gate_clks,
566 .gate_clks = top1_gate_clks,
613 .gate_clks = ccore_gate_clks,
680 .gate_clks = peric0_gate_clks,
804 .gate_clks = peric1_gate_clks,
859 .gate_clks = peris_gate_clks,
969 .gate_clks = fsys0_gate_clks,
1100 .gate_clks = fsys1_gate_clks,
1213 .gate_clks = mscl_gate_clks,
[all …]
Dclk-exynos5260.c139 .gate_clks = aud_gate_clks,
329 .gate_clks = disp_gate_clks,
493 .gate_clks = fsys_gate_clks,
584 .gate_clks = g2d_gate_clks,
647 .gate_clks = g3d_gate_clks,
780 .gate_clks = gscl_gate_clks,
899 .gate_clks = isp_gate_clks,
1019 .gate_clks = mfc_gate_clks,
1168 .gate_clks = mif_gate_clks,
1374 .gate_clks = peri_gate_clks,
[all …]
Dclk-exynos5-subcmu.h16 const struct samsung_gate_clock *gate_clks; member
Dclk-exynos5-subcmu.c65 exynos5_subcmu_defer_gate(ctx, _cmu->gate_clks, in exynos5_subcmus_init()
109 samsung_clk_register_gate(ctx, info->gate_clks, info->nr_gate_clks); in exynos5_subcmu_probe()
Dclk-exynos3250.c432 static const struct samsung_gate_clock gate_clks[] __initconst = { variable
782 .gate_clks = gate_clks,
783 .nr_gate_clks = ARRAY_SIZE(gate_clks),
1069 .gate_clks = isp_gate_clks,
Dclk-exynos5433.c786 .gate_clks = top_gate_clks,
860 .gate_clks = cpif_gate_clks,
1510 .gate_clks = mif_gate_clks,
1703 .gate_clks = peric_gate_clks,
1895 .gate_clks = peris_gate_clks,
2305 .gate_clks = fsys_gate_clks,
2430 .gate_clks = g2d_gate_clks,
2854 .gate_clks = disp_gate_clks,
3026 .gate_clks = aud_gate_clks,
3160 .gate_clks = bus##id##_gate_clks, \
[all …]
Dclk.c373 if (cmu->gate_clks) in samsung_cmu_register_one()
374 samsung_clk_register_gate(ctx, cmu->gate_clks, in samsung_cmu_register_one()
Dclk-s5pv210.c587 static const struct samsung_gate_clock gate_clks[] __initconst = { variable
817 samsung_clk_register_gate(ctx, gate_clks, ARRAY_SIZE(gate_clks)); in __s5pv210_clk_init()
Dclk-exynos5410.c263 .gate_clks = exynos5410_gate_clks,
Dclk.h295 const struct samsung_gate_clock *gate_clks; member
Dclk-exynos5420.c1307 .gate_clks = exynos5x_disp_gate_clks,
1315 .gate_clks = exynos5x_gsc_gate_clks,
1323 .gate_clks = exynos5x_mfc_gate_clks,
Dclk-exynos5250.c718 .gate_clks = exynos5250_disp_gate_clks,
/Linux-v4.19/drivers/clk/tegra/
Dclk-tegra-periph.c794 static struct tegra_periph_init_data gate_clks[] = { variable
916 for (i = 0; i < ARRAY_SIZE(gate_clks); i++) { in gate_clk_init()
919 data = gate_clks + i; in gate_clk_init()