Home
last modified time | relevance | path

Searched refs:drvsel (Results 1 – 2 of 2) sorted by relevance

/Linux-v4.19/drivers/clk/socfpga/
Dclk.h32 #define SYSMGR_SDMMC_CTRL_SET(smplsel, drvsel) \ argument
33 ((((smplsel) & 0x7) << 3) | (((drvsel) & 0x7) << 0))
35 #define SYSMGR_SDMMC_CTRL_SET_AS10(smplsel, drvsel) \ argument
36 ((((smplsel) & 0x7) << 4) | (((drvsel) & 0x7) << 0))
/Linux-v4.19/Documentation/devicetree/bindings/clock/
Daltr_socfpga.txt28 value is the cclk_in_drv(drvsel). The clk-phase is used to enable the correct