/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce110/ |
D | dce110_compressor.c | 110 dm_read_reg(ctx, mmCRTC_STATUS_POSITION); in reset_lb_on_vblank() 114 if (status_pos != dm_read_reg(ctx, mmCRTC_STATUS_POSITION)) { in reset_lb_on_vblank() 116 value = dm_read_reg(ctx, mmLB_SYNC_RESET_SEL); in reset_lb_on_vblank() 121 frame_count = dm_read_reg(ctx, mmCRTC_STATUS_FRAME_COUNT); in reset_lb_on_vblank() 125 if (frame_count != dm_read_reg(ctx, mmCRTC_STATUS_FRAME_COUNT)) in reset_lb_on_vblank() 133 value = dm_read_reg(ctx, mmLB_SYNC_RESET_SEL); in reset_lb_on_vblank() 151 value = dm_read_reg(cp110->base.ctx, addr); in wait_for_fbc_state_changed() 177 value = dm_read_reg(compressor->ctx, addr); in dce110_compressor_power_up_fbc() 192 value = dm_read_reg(compressor->ctx, addr); in dce110_compressor_power_up_fbc() 199 value = dm_read_reg(compressor->ctx, addr); in dce110_compressor_power_up_fbc() [all …]
|
D | dce110_timing_generator_v.c | 85 value = dm_read_reg(tg->ctx, in dce110_timing_generator_v_disable_crtc() 103 uint32_t value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_v_blank_crtc() 123 uint32_t value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_v_unblank_crtc() 148 value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_v_is_in_vertical_blank() 161 value = dm_read_reg(tg->ctx, mmCRTCV_STATUS_POSITION); in dce110_timing_generator_v_is_counter_moving() 173 value = dm_read_reg(tg->ctx, mmCRTCV_STATUS_POSITION); in dce110_timing_generator_v_is_counter_moving() 260 value = dm_read_reg(ctx, addr); in dce110_timing_generator_v_program_blanking() 269 value = dm_read_reg(ctx, addr); in dce110_timing_generator_v_program_blanking() 278 value = dm_read_reg(ctx, addr); in dce110_timing_generator_v_program_blanking() 301 value = dm_read_reg(ctx, addr); in dce110_timing_generator_v_program_blanking() [all …]
|
D | dce110_mem_input_v.c | 44 value = dm_read_reg( in set_flip_control() 157 value = dm_read_reg(mem_input110->base.ctx, mmUNP_GRPH_ENABLE); in enable() 370 value = dm_read_reg( in program_pixel_format() 422 value = dm_read_reg( in program_pixel_format() 442 value = dm_read_reg( in program_pixel_format() 476 value = dm_read_reg(mem_input110->base.ctx, mmUNP_GRPH_UPDATE); in dce_mem_input_v_is_surface_pending() 607 value = dm_read_reg(mem_input110->base.ctx, mmUNP_PIPE_OUTSTANDING_REQUEST_LIMIT); in dce_mem_input_v_program_pte_vm() 613 value = dm_read_reg(mem_input110->base.ctx, mmUNP_DVMM_PTE_CONTROL); in dce_mem_input_v_program_pte_vm() 619 value = dm_read_reg(mem_input110->base.ctx, mmUNP_DVMM_PTE_ARB_CONTROL); in dce_mem_input_v_program_pte_vm() 624 value = dm_read_reg(mem_input110->base.ctx, mmUNP_DVMM_PTE_CONTROL_C); in dce_mem_input_v_program_pte_vm() [all …]
|
D | dce110_timing_generator.c | 100 value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_is_in_vertical_blank() 113 regval = dm_read_reg(tg->ctx, address); in dce110_timing_generator_set_early_control() 157 uint32_t value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_program_blank_color() 199 value = dm_read_reg(tg->ctx, addr); 262 regval = dm_read_reg(tg->ctx, in program_horz_count_by_2() 379 v_total_min = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_set_drr() 382 v_total_max = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_set_drr() 385 v_total_cntl = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_set_drr() 479 static_screen_cntl = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_set_static_screen_control() 512 uint32_t value = dm_read_reg(tg->ctx, addr); in dce110_timing_generator_get_vblank_counter() [all …]
|
D | dce110_opp_regamma_v.c | 37 uint32_t value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL); in power_on_lut() 71 value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL); in power_on_lut() 88 value = dm_read_reg(xfm_dce->base.ctx, in set_bypass_input_gamma() 521 uint32_t value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL); in dce110_opp_power_on_regamma_lut_v()
|
D | dce110_opp_csc_v.c | 114 uint32_t cntl_value = dm_read_reg(ctx, mmCOL_MAN_OUTPUT_CSC_CONTROL); in program_color_matrix_v() 366 uint32_t value = dm_read_reg(ctx, addr); in configure_graphics_mode_v() 465 uint32_t value = dm_read_reg(xfm->ctx, mmDENORM_CLAMP_CONTROL); in set_Denormalization() 555 value = dm_read_reg(ctx, mmCOL_MAN_INPUT_CSC_CONTROL); in program_input_csc()
|
D | dce110_transform_v.c | 278 value = dm_read_reg(xfm_dce->base.ctx, mmSCLV_UPDATE); in set_coeff_update_complete() 302 power_ctl = dm_read_reg(ctx, mmDCFEV_MEM_PWR_CTRL); in program_multi_taps_filter() 310 dm_read_reg(ctx, mmDCFEV_MEM_PWR_STATUS), in program_multi_taps_filter() 509 value = dm_read_reg(xfm_dce->base.ctx, mmLBV_MEMORY_CTRL); in dce110_xfmv_power_up_line_buffer()
|
D | dce110_hw_sequencer.c | 121 value = dm_read_reg(ctx, addr); in dce110_init_pte() 144 value = dm_read_reg(ctx, addr); in dce110_init_pte()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce112/ |
D | dce112_compressor.c | 299 value = dm_read_reg(cp110->base.ctx, addr); in wait_for_fbc_state_changed() 322 value = dm_read_reg(compressor->ctx, addr); in dce112_compressor_power_up_fbc() 337 value = dm_read_reg(compressor->ctx, addr); in dce112_compressor_power_up_fbc() 344 value = dm_read_reg(compressor->ctx, addr); in dce112_compressor_power_up_fbc() 391 value = dm_read_reg(compressor->ctx, addr); in dce112_compressor_enable_fbc() 422 reg_data = dm_read_reg(compressor->ctx, mmFBC_CNTL); in dce112_compressor_disable_fbc() 446 value = dm_read_reg(compressor->ctx, mmFBC_STATUS); in dce112_compressor_is_fbc_enabled_in_hw() 453 value = dm_read_reg(compressor->ctx, mmFBC_MISC); in dce112_compressor_is_fbc_enabled_in_hw() 455 value = dm_read_reg(compressor->ctx, mmFBC_CNTL); in dce112_compressor_is_fbc_enabled_in_hw() 470 uint32_t value = dm_read_reg(compressor->ctx, in dce112_compressor_is_lpt_enabled_in_hw() [all …]
|
D | dce112_hw_sequencer.c | 77 value = dm_read_reg(ctx, addr); in dce112_init_pte()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/i2caux/dce80/ |
D | i2c_hw_engine_dce80.c | 104 value = dm_read_reg(ctx, addr); in disable_i2c_hw_engine() 132 value = dm_read_reg(engine->ctx, mmDC_I2C_ARBITRATION); in release_engine() 147 value = dm_read_reg(engine->ctx, mmDC_I2C_SW_STATUS); in release_engine() 157 value = dm_read_reg(engine->ctx, mmDC_I2C_CONTROL); in release_engine() 208 value = dm_read_reg(i2c_engine->base.ctx, addr); in setup_engine() 253 value = dm_read_reg(i2c_engine->base.ctx, addr); in setup_engine() 275 value = dm_read_reg(i2c_engine->base.ctx, in setup_engine() 306 uint32_t value = dm_read_reg(i2c_engine->base.ctx, addr); in get_speed() 330 uint32_t value = dm_read_reg(i2c_engine->base.ctx, addr); in set_speed() 350 uint32_t value = dm_read_reg(engine->ctx, mmDC_I2C_CONTROL); in reset_hw_engine() [all …]
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/ |
D | dc_helper.c | 63 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get() 72 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get2() 83 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get3() 96 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get4() 111 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get5() 128 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get6() 147 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get7() 168 uint32_t reg_val = dm_read_reg(ctx, addr); in generic_reg_get8() 236 reg_val = dm_read_reg(ctx, addr); in generic_reg_wait() 274 value = dm_read_reg(ctx, addr_data); in generic_read_indirect_reg()
|
D | dm_services.h | 57 #define dm_read_reg(ctx, address) \ macro
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/irq/ |
D | irq_service.c | 93 uint32_t value = dm_read_reg(irq_service->ctx, addr); in dal_irq_service_set_generic() 130 uint32_t value = dm_read_reg(irq_service->ctx, addr); in dal_irq_service_ack_generic()
|
/Linux-v4.19/drivers/net/usb/ |
D | dm9601.c | 72 static int dm_read_reg(struct usbnet *dev, u8 reg, u8 *value) in dm_read_reg() function 123 ret = dm_read_reg(dev, DM_SHARED_CTRL, &tmp); in dm_read_shared_word() 166 ret = dm_read_reg(dev, DM_SHARED_CTRL, &tmp); in dm_write_shared_word() 402 if (dm_read_reg(dev, DM_CHIP_ID, &id) < 0) { in dm9601_bind() 412 if (dm_read_reg(dev, DM_MODE_CTRL, &mode) < 0) { in dm9601_bind()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce80/ |
D | dce80_timing_generator.c | 92 uint32_t value = dm_read_reg(tg->ctx, addr); in program_pix_dur() 125 uint32_t value = dm_read_reg(tg->ctx, addr); in dce80_timing_generator_enable_advanced_request()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/irq/dce80/ |
D | irq_service_dce80.c | 45 uint32_t value = dm_read_reg(irq_service->ctx, addr); in hpd_ack() 54 value = dm_read_reg(irq_service->ctx, info->enable_reg); in hpd_ack()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/irq/dce120/ |
D | irq_service_dce120.c | 45 uint32_t value = dm_read_reg(irq_service->ctx, addr); in hpd_ack() 54 value = dm_read_reg(irq_service->ctx, info->enable_reg); in hpd_ack()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/irq/dcn10/ |
D | irq_service_dcn10.c | 114 uint32_t value = dm_read_reg(irq_service->ctx, addr); in hpd_ack() 123 value = dm_read_reg(irq_service->ctx, info->enable_reg); in hpd_ack()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/irq/dce110/ |
D | irq_service_dce110.c | 46 uint32_t value = dm_read_reg(irq_service->ctx, addr); in hpd_ack() 53 value = dm_read_reg(irq_service->ctx, info->enable_reg); in hpd_ack()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce120/ |
D | dce120_hw_sequencer.c | 113 value = dm_read_reg(ctx, addr);
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_link_encoder.c | 494 uint32_t value = dm_read_reg(ctx, addr); in aux_initialize() 501 value = dm_read_reg(ctx, addr); in aux_initialize() 1349 uint32_t value = dm_read_reg(ctx, addr); in dce110_link_encoder_enable_hpd() 1362 uint32_t value = dm_read_reg(ctx, addr); in dce110_link_encoder_disable_hpd()
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_link_encoder.c | 1302 dm_read_reg(CTX, HPD_REG(reg_name)) 1335 dm_read_reg(CTX, AUX_REG(reg_name))
|
/Linux-v4.19/drivers/gpu/drm/amd/display/dc/inc/ |
D | reg_helper.h | 40 dm_read_reg(CTX, REG(reg_name))
|