Home
last modified time | relevance | path

Searched refs:divf (Results 1 – 6 of 6) sorted by relevance

/Linux-v4.19/drivers/clk/
Dclk-highbank.c109 unsigned long divf, divq, vco_freq, reg; in clk_pll_recalc_rate() local
115 divf = (reg & HB_PLL_DIVF_MASK) >> HB_PLL_DIVF_SHIFT; in clk_pll_recalc_rate()
117 vco_freq = parent_rate * (divf + 1); in clk_pll_recalc_rate()
125 u32 divq, divf; in clk_pll_calc() local
139 divf = (vco_freq + (ref_freq / 2)) / ref_freq; in clk_pll_calc()
140 divf--; in clk_pll_calc()
143 *pdivf = divf; in clk_pll_calc()
149 u32 divq, divf; in clk_pll_round_rate() local
152 clk_pll_calc(rate, ref_freq, &divq, &divf); in clk_pll_round_rate()
154 return (ref_freq * (divf + 1)) / (1 << divq); in clk_pll_round_rate()
[all …]
/Linux-v4.19/drivers/clk/socfpga/
Dclk-pll-a10.c49 unsigned long divf, divq, reg; in clk_pll_recalc_rate() local
54 divf = (reg & SOCFPGA_PLL_DIVF_MASK) >> SOCFPGA_PLL_DIVF_SHIFT; in clk_pll_recalc_rate()
56 vco_freq = (unsigned long long)parent_rate * (divf + 1); in clk_pll_recalc_rate()
Dclk-pll.c52 unsigned long divf, divq, reg; in clk_pll_recalc_rate() local
61 divf = (reg & SOCFPGA_PLL_DIVF_MASK) >> SOCFPGA_PLL_DIVF_SHIFT; in clk_pll_recalc_rate()
63 vco_freq = (unsigned long long)parent_rate * (divf + 1); in clk_pll_recalc_rate()
/Linux-v4.19/drivers/ide/
Dide-proc.c255 div_factor = setting->divf ? setting->divf(drive) : 1; in ide_settings_proc_show()
369 div_factor = setting->divf ? setting->divf(drive) : 1; in ide_settings_proc_write()
/Linux-v4.19/drivers/media/pci/solo6x10/
Dsolo6x10-core.c533 u32 divq, divf; in solo_pci_probe() local
539 divf = (solo_dev->clock_mhz * 4) / 3 - 1; in solo_pci_probe()
542 divf = (solo_dev->clock_mhz * 2) / 3 - 1; in solo_pci_probe()
549 (divf << 4) | in solo_pci_probe()
/Linux-v4.19/include/linux/
Dide.h946 int (*divf)(ide_drive_t *); member
955 .divf = _divf, \