Home
last modified time | relevance | path

Searched refs:div_shift (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/clk/rockchip/
Dclk.h367 int div_shift, int div_width,
410 u8 div_shift; member
433 .div_shift = ds, \
451 .div_shift = ds, \
469 .div_shift = ds, \
509 .div_shift = ds, \
528 .div_shift = ds, \
544 .div_shift = 16, \
561 .div_shift = 16, \
579 .div_shift = 16, \
[all …]
Dclk-ddr.c30 int div_shift; member
107 int div_shift, int div_width, in rockchip_clk_register_ddrclk() argument
142 ddrclk->div_shift = div_shift; in rockchip_clk_register_ddrclk()
Dclk.c49 u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch() argument
99 div->shift = div_shift; in rockchip_clk_register_branch()
476 list->div_shift, list->div_width, in rockchip_clk_register_branches()
483 list->div_shift, list->div_width, in rockchip_clk_register_branches()
500 list->mux_flags, list->div_shift, in rockchip_clk_register_branches()
519 list->div_shift, list->div_width, in rockchip_clk_register_branches()
529 list->div_shift in rockchip_clk_register_branches()
537 list->div_shift, list->div_flags, &ctx->lock); in rockchip_clk_register_branches()
543 list->div_shift, list->div_width, in rockchip_clk_register_branches()
552 list->mux_width, list->div_shift, in rockchip_clk_register_branches()
Dclk-half-divider.c163 u8 div_shift, u8 div_width, in rockchip_clk_register_halfdiv() argument
209 div->shift = div_shift; in rockchip_clk_register_halfdiv()
/Linux-v4.19/drivers/clk/imx/
Dclk-pllv3.c50 u32 div_shift; member
119 u32 div = (readl_relaxed(pll->base) >> pll->div_shift) & pll->div_mask; in clk_pllv3_recalc_rate()
147 val &= ~(pll->div_mask << pll->div_shift); in clk_pllv3_set_rate()
148 val |= (div << pll->div_shift); in clk_pllv3_set_rate()
438 pll->div_shift = 1; in imx_clk_pllv3()
/Linux-v4.19/drivers/clk/mediatek/
Dclk-mtk.h174 unsigned char div_shift; member
185 .div_shift = _shift, \
Dclk-mtk.c274 mcd->flags, base + mcd->div_reg, mcd->div_shift, in mtk_clk_register_dividers()
/Linux-v4.19/drivers/clk/samsung/
Dclk-s3c2410-dclk.c173 int div_shift, int cmp_shift) in s3c24xx_dclk_update_cmp() argument
182 div = ((dclk_con >> div_shift) & DCLKCON_DCLK_DIV_MASK) + 1; in s3c24xx_dclk_update_cmp()
/Linux-v4.19/drivers/clk/tegra/
Dclk-tegra-periph.c854 u8 div_shift; member
865 .div_shift = _div_shift,\
989 data->div_shift, 8, 1, data->lock); in init_pllp()
/Linux-v4.19/drivers/mfd/
Ddb8500-prcmu.c522 u32 div_shift; member
529 .div_shift = PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_DIV_SHIFT,
534 .div_shift = PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_DIV_SHIFT,
539 .div_shift = PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_DIV_SHIFT,
1606 div = ((div & dsiescclk[n].div_mask) >> (dsiescclk[n].div_shift)); in dsiescclk_rate()
1942 val |= (min(div, (u32)255) << dsiescclk[n].div_shift); in set_dsiescclk_rate()