Home
last modified time | relevance | path

Searched refs:div2 (Results 1 – 25 of 49) sorted by relevance

12

/Linux-v4.19/drivers/clk/
Dclk-vt8500.c465 int div1, div2; in wm8750_find_pll_bits() local
472 for (div2 = 7; div2 >= 0; div2--) in wm8750_find_pll_bits()
474 tclk = parent_rate * (mul + 1) / ((div1 + 1) * (1 << div2)); in wm8750_find_pll_bits()
483 *divisor2 = div2; in wm8750_find_pll_bits()
491 *divisor2 = div2; in wm8750_find_pll_bits()
513 int div1, div2; in wm8850_find_pll_bits() local
520 for (div2 = 3; div2 >= 0; div2--) in wm8850_find_pll_bits()
523 ((div1 + 1) * (1 << div2)); in wm8850_find_pll_bits()
531 *divisor2 = div2; in wm8850_find_pll_bits()
539 *divisor2 = div2; in wm8850_find_pll_bits()
[all …]
/Linux-v4.19/arch/powerpc/boot/dts/fsl/
Dqoriq-clockgen1.dtsi54 clock-output-names = "pll0", "pll0-div2";
61 clock-output-names = "pll1", "pll1-div2";
68 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
76 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
84 clock-output-names = "platform-pll", "platform-pll-div2";
Dp4080si-post.dtsi383 clock-output-names = "pll2", "pll2-div2";
391 clock-output-names = "pll3", "pll3-div2";
399 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
408 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
417 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
426 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
435 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
444 clock-names = "pll2", "pll2-div2", "pll3", "pll3-div2";
Dqoriq-clockgen2.dtsi53 clock-output-names = "pll0", "pll0-div2", "pll0-div4";
60 clock-output-names = "pll1", "pll1-div2", "pll1-div4";
67 clock-output-names = "platform-pll", "platform-pll-div2";
Dt4240si-post.dtsi959 clock-output-names = "pll2", "pll2-div2", "pll2-div4";
967 clock-output-names = "pll3", "pll3-div2", "pll3-div4";
975 clock-output-names = "pll4", "pll4-div2", "pll4-div4";
985 clock-names = "pll0", "pll0-div2", "pll0-div4",
986 "pll1", "pll1-div2", "pll1-div4",
987 "pll2", "pll2-div2", "pll2-div4";
998 clock-names = "pll0", "pll0-div2", "pll0-div4",
999 "pll1", "pll1-div2", "pll1-div4",
1000 "pll2", "pll2-div2", "pll2-div4";
1010 clock-names = "pll3", "pll3-div2", "pll3-div4",
[all …]
Dt1040si-post.dtsi435 clock-names = "pll0", "pll0-div2", "pll1-div4",
436 "pll1", "pll1-div2", "pll1-div4";
446 clock-names = "pll0", "pll0-div2", "pll1-div4",
447 "pll1", "pll1-div2", "pll1-div4";
457 clock-names = "pll0", "pll0-div2", "pll1-div4",
458 "pll1", "pll1-div2", "pll1-div4";
Dp2041si-post.dtsi336 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
345 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
/Linux-v4.19/drivers/clk/uniphier/
Dclk-uniphier.h123 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
125 UNIPHIER_CLK_DIV(parent, div2)
127 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
129 UNIPHIER_CLK_DIV2(parent, div2, div3)
/Linux-v4.19/arch/microblaze/lib/
Ddivsi3.S38 blti r5, div2 /* this traps r5 == 0x80000000 */
43 div2: label
56 bri div2 /* div2 */
Dudivsi3.S52 blti r5, div2
57 div2: label
70 bri div2 /* div2 */
Dumodsi3.S54 blti r5, div2
59 div2: label
72 bri div2 /* div2 */
Dmodsi3.S43 div2: label
56 bri div2 /* div2 */
/Linux-v4.19/arch/sh/kernel/cpu/sh4a/
Dclock-shx3.c50 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
54 .divisors = div2,
55 .nr_divisors = ARRAY_SIZE(div2),
Dclock-sh7757.c51 static unsigned int div2[] = { 1, 1, 2, 1, 1, 4, 1, 6, variable
55 .divisors = div2,
56 .nr_divisors = ARRAY_SIZE(div2),
Dclock-sh7785.c54 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
58 .divisors = div2,
59 .nr_divisors = ARRAY_SIZE(div2),
Dclock-sh7786.c56 static unsigned int div2[] = { 1, 2, 4, 6, 8, 12, 16, 18, variable
60 .divisors = div2,
61 .nr_divisors = ARRAY_SIZE(div2),
/Linux-v4.19/arch/sh/kernel/cpu/sh2a/
Dclock-sh7264.c66 static int div2[] = { 1, 2, 3, 4, 6, 8, 12 }; variable
69 .divisors = div2,
70 .nr_divisors = ARRAY_SIZE(div2),
Dclock-sh7269.c94 static int div2[] = { 1, 2, 0, 4 }; variable
97 .divisors = div2,
98 .nr_divisors = ARRAY_SIZE(div2),
/Linux-v4.19/Documentation/devicetree/bindings/clock/
Dqoriq-clock.txt157 clock-output-names = "pll0", "pll0-div2";
165 clock-output-names = "pll1", "pll1-div2";
173 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
182 clock-names = "pll0", "pll0-div2", "pll1", "pll1-div2";
191 clock-output-names = "platform-pll", "platform-pll-div2";
/Linux-v4.19/drivers/media/tuners/
Dmt2131.c99 u32 div1, num1, div2, num2; in mt2131_set_params() local
121 div2 = num2 / 8192; in mt2131_set_params()
150 b[6] = div2; in mt2131_set_params()
156 (int)div1, (int)num1, (int)div2, (int)num2); in mt2131_set_params()
Dmt2060.c206 u32 div1,num1,div2,num2; in mt2060_set_params() local
243 div2 = num2 / 8192; in mt2060_set_params()
262 b[5] = ((num2 >>12) & 1) | (div2 << 1); in mt2060_set_params()
266 dprintk("PLL div1=%d num1=%d div2=%d num2=%d",(int)div1,(int)num1,(int)div2,(int)num2); in mt2060_set_params()
/Linux-v4.19/drivers/spi/
Dspi-omap-uwire.c318 int div2; in uwire_setup_transfer() local
375 div2 = (rate / div1 + hz - 1) / hz; in uwire_setup_transfer()
376 if (div2 <= 8) in uwire_setup_transfer()
394 switch (div2) { in uwire_setup_transfer()
/Linux-v4.19/sound/soc/codecs/
Dwm8978.c406 u8 div2; member
420 pll_div->div2 = 1; in pll_factors()
423 pll_div->div2 = 0; in pll_factors()
542 __func__, pll_div.n, pll_div.k, pll_div.div2); in wm8978_configure_pll()
547 snd_soc_component_write(component, WM8978_PLL_N, (pll_div.div2 << 4) | pll_div.n); in wm8978_configure_pll()
/Linux-v4.19/arch/mips/alchemy/common/
Dclock.c372 long div1, div2; in alchemy_calc_div() local
383 div2 = (div1 / scale) - 1; /* value to write to register */ in alchemy_calc_div()
385 if (div2 > maxdiv) in alchemy_calc_div()
386 div2 = maxdiv; in alchemy_calc_div()
388 *rv = div2; in alchemy_calc_div()
390 div1 = ((div2 + 1) * scale); in alchemy_calc_div()
/Linux-v4.19/drivers/staging/comedi/drivers/
Dadl_pci9118.c533 unsigned int *div1, unsigned int *div2, in pci9118_calc_divisors() argument
540 *div2 = *tim1 / pacer->osc_base; /* scan timer */ in pci9118_calc_divisors()
541 *div2 = *div2 / *div1; /* major timer is c1*c2 */ in pci9118_calc_divisors()
542 if (*div2 < chans) in pci9118_calc_divisors()
543 *div2 = chans; in pci9118_calc_divisors()
549 if (*div2 < (chans + 2)) in pci9118_calc_divisors()
550 *div2 = chans + 2; in pci9118_calc_divisors()
553 *tim1 = *div1 * *div2 * pacer->osc_base; in pci9118_calc_divisors()

12