| /Linux-v4.19/arch/sh/lib/ |
| D | udivsi3.S | 37 div1 r5,r4
39 div1 r5,r4; div1 r5,r4; div1 r5,r4
40 div1 r5,r4; div1 r5,r4; div1 r5,r4; rts; div1 r5,r4
43 div1 r5,r4; rotcl r0
44 div1 r5,r4; rotcl r0
45 div1 r5,r4; rotcl r0
46 rts; div1 r5,r4
59 div1 r5,r4
65 div1 r5,r4
|
| D | udivsi3_i4i-Os.S | 59 div1 r5,r4
61 div1 r5,r4
62 div1 r5,r4
64 div1 r5,r4
69 div1 r5,r4
71 div1 r5,r4
79 div1 r5,r4
81 div1 r5,r4; div1 r5,r4; div1 r5,r4
82 div1 r5,r4; div1 r5,r4; rts; div1 r5,r4
86 div1 r5,r4
[all …]
|
| D | udivsi3_i4i.S | 76 div1 r5,r0
78 div1 r5,r0
79 div1 r5,r0
81 div1 r5,r0
123 div1 r5,r0
130 div1 r5,r0
133 div1 r5,r0
136 div1 r5,r0
139 div1 r5,r0
141 div1 r5,r0
[all …]
|
| D | div64.S | 26 div1 r6, r3
36 div1 r6, r1
|
| D | udiv_qrnnd.S | 50 div1 r6,r0
|
| /Linux-v4.19/drivers/clk/ |
| D | clk-vt8500.c | 465 int div1, div2; in wm8750_find_pll_bits() local
471 for (div1 = 1; div1 >= 0; div1--) in wm8750_find_pll_bits()
474 tclk = parent_rate * (mul + 1) / ((div1 + 1) * (1 << div2)); in wm8750_find_pll_bits()
480 *filter = wm8750_get_filter(parent_rate, div1); in wm8750_find_pll_bits()
482 *divisor1 = div1; in wm8750_find_pll_bits()
490 *divisor1 = div1; in wm8750_find_pll_bits()
513 int div1, div2; in wm8850_find_pll_bits() local
519 for (div1 = 1; div1 >= 0; div1--) in wm8850_find_pll_bits()
523 ((div1 + 1) * (1 << div2)); in wm8850_find_pll_bits()
530 *divisor1 = div1; in wm8850_find_pll_bits()
[all …]
|
| /Linux-v4.19/drivers/clk/uniphier/ |
| D | clk-uniphier.h | 119 #define UNIPHIER_CLK_DIV2(parent, div0, div1) \ argument
121 UNIPHIER_CLK_DIV(parent, div1)
123 #define UNIPHIER_CLK_DIV3(parent, div0, div1, div2) \ argument
124 UNIPHIER_CLK_DIV2(parent, div0, div1), \
127 #define UNIPHIER_CLK_DIV4(parent, div0, div1, div2, div3) \ argument
128 UNIPHIER_CLK_DIV2(parent, div0, div1), \
|
| /Linux-v4.19/drivers/clk/samsung/ |
| D | clk-cpu.c | 157 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
176 div1 = cfg_data->div1; in exynos_cpuclk_pre_rate_change()
178 div1 = readl(base + E4210_DIV_CPU1) & in exynos_cpuclk_pre_rate_change()
218 writel(div1, base + E4210_DIV_CPU1); in exynos_cpuclk_pre_rate_change()
285 unsigned long div0, div1 = 0, mux_reg; in exynos5433_cpuclk_pre_rate_change() local
302 div1 = cfg_data->div1; in exynos5433_cpuclk_pre_rate_change()
331 writel(div1, base + E5433_DIV_CPU1); in exynos5433_cpuclk_pre_rate_change()
|
| D | clk-cpu.h | 31 unsigned long div1; member
|
| /Linux-v4.19/drivers/spi/ |
| D | spi-omap-uwire.c | 317 int div1; in uwire_setup_transfer() local
362 div1 = 2; in uwire_setup_transfer()
365 div1 = 4; in uwire_setup_transfer()
368 div1 = 7; in uwire_setup_transfer()
372 div1 = 10; in uwire_setup_transfer()
375 div2 = (rate / div1 + hz - 1) / hz; in uwire_setup_transfer()
392 rate /= div1; in uwire_setup_transfer()
|
| /Linux-v4.19/drivers/media/tuners/ |
| D | mt2131.c | 99 u32 div1, num1, div2, num2; in mt2131_set_params() local
116 div1 = num1 / 8192; in mt2131_set_params()
147 b[3] = div1; in mt2131_set_params()
156 (int)div1, (int)num1, (int)div2, (int)num2); in mt2131_set_params()
|
| D | mt2060.c | 206 u32 div1,num1,div2,num2; in mt2060_set_params() local
238 div1 = num1 / 64; in mt2060_set_params()
259 b[2] = div1; in mt2060_set_params()
266 dprintk("PLL div1=%d num1=%d div2=%d num2=%d",(int)div1,(int)num1,(int)div2,(int)num2); in mt2060_set_params()
|
| /Linux-v4.19/arch/microblaze/lib/ |
| D | modsi3.S | 39 div1: label
41 bgeid r5, div1
|
| D | divsi3.S | 39 div1: label
41 bgtid r5, div1
|
| D | udivsi3.S | 53 div1: label
55 bgtid r5, div1
|
| D | umodsi3.S | 55 div1: label
57 bgeid r5, div1
|
| /Linux-v4.19/arch/mips/alchemy/common/ |
| D | clock.c | 372 long div1, div2; in alchemy_calc_div() local
374 div1 = prate / rate; in alchemy_calc_div()
375 if ((prate / div1) > rate) in alchemy_calc_div()
376 div1++; in alchemy_calc_div()
379 if (div1 & 1) in alchemy_calc_div()
380 div1++; /* stay <=prate */ in alchemy_calc_div()
383 div2 = (div1 / scale) - 1; /* value to write to register */ in alchemy_calc_div()
390 div1 = ((div2 + 1) * scale); in alchemy_calc_div()
391 return div1; in alchemy_calc_div()
|
| /Linux-v4.19/drivers/i2c/busses/ |
| D | i2c-s3c2410.c | 811 unsigned int *div1, unsigned int *divs) in s3c24xx_i2c_calcdivisor() argument
830 *div1 = calc_div1; in s3c24xx_i2c_calcdivisor()
844 unsigned int divs, div1; in s3c24xx_i2c_clockrate() local
858 freq = s3c24xx_i2c_calcdivisor(clkin, target_frequency, &div1, &divs); in s3c24xx_i2c_clockrate()
873 if (div1 == 512) in s3c24xx_i2c_clockrate()
|
| D | i2c-sprd.c | 337 u32 div1 = I2C_ADDR_DVD1_CALC(high, low); in sprd_i2c_set_clk() local
340 writel(div1, i2c_dev->base + ADDR_DVD1); in sprd_i2c_set_clk()
|
| /Linux-v4.19/drivers/media/dvb-frontends/ |
| D | stb0899_algo.c | 1286 int div1, div2, rem1, rem2; in stb0899_dvbs2_get_srate() local
1288 div1 = config->btr_nco_bits / 2; in stb0899_dvbs2_get_srate()
1289 div2 = config->btr_nco_bits - div1 - 1; in stb0899_dvbs2_get_srate()
1297 intval1 = internal->master_clk / (1 << div1); in stb0899_dvbs2_get_srate()
1300 rem1 = internal->master_clk % (1 << div1); in stb0899_dvbs2_get_srate()
1303 srate = (intval1 * intval2) + ((intval1 * rem2) / (1 << div2)) + ((intval2 * rem1) / (1 << div1)); in stb0899_dvbs2_get_srate()
|
| /Linux-v4.19/drivers/staging/comedi/drivers/ |
| D | adl_pci9118.c | 533 unsigned int *div1, unsigned int *div2, in pci9118_calc_divisors() argument
539 *div1 = *tim2 / pacer->osc_base; /* convert timer (burst) */ in pci9118_calc_divisors()
541 *div2 = *div2 / *div1; /* major timer is c1*c2 */ in pci9118_calc_divisors()
545 *tim2 = *div1 * pacer->osc_base; /* real convert timer */ in pci9118_calc_divisors()
553 *tim1 = *div1 * *div2 * pacer->osc_base; in pci9118_calc_divisors()
|
| /Linux-v4.19/Documentation/devicetree/bindings/clock/ti/ |
| D | dpll.txt | 43 "mult-div1" - contains the multiplier / divider register base address
|
| /Linux-v4.19/sound/soc/codecs/ |
| D | da7210.c | 214 u8 div1; member
1002 pll_div1 = da7210_pll_div[cnt].div1; in da7210_set_dai_pll()
|
| /Linux-v4.19/drivers/gpu/drm/i915/ |
| D | intel_dpll_mgr.c | 2622 int div1 = div1_vals[i]; in icl_mg_pll_find_divisors() local
2625 int dco = div1 * div2 * clock_khz * 5; in icl_mg_pll_find_divisors()
2640 switch (div1) { in icl_mg_pll_find_divisors()
2642 MISSING_CASE(div1); in icl_mg_pll_find_divisors()
|
