Home
last modified time | relevance | path

Searched refs:display_config (Results 1 – 18 of 18) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/powerplay/hwmgr/
Dhardwaremanager.c279 const struct amd_pp_display_configuration *display_config) in phm_store_dal_configuration_data() argument
286 if (display_config == NULL) in phm_store_dal_configuration_data()
290 hwmgr->hwmgr_func->set_deep_sleep_dcefclk(hwmgr, display_config->min_dcef_deep_sleep_set_clk); in phm_store_dal_configuration_data()
292 for (index = 0; index < display_config->num_path_including_non_display; index++) { in phm_store_dal_configuration_data()
293 if (display_config->displays[index].controller_id != 0) in phm_store_dal_configuration_data()
307 display_config->cpu_pstate_separation_time, in phm_store_dal_configuration_data()
308 display_config->cpu_cc6_disable, in phm_store_dal_configuration_data()
309 display_config->cpu_pstate_disable, in phm_store_dal_configuration_data()
310 display_config->nb_pstate_switch_disable); in phm_store_dal_configuration_data()
Dvega12_hwmgr.c1391 if ((hwmgr->display_config->num_display > 1) && in vega12_notify_smc_display_config_after_ps_adjustment()
1392 !hwmgr->display_config->multi_monitor_in_sync && in vega12_notify_smc_display_config_after_ps_adjustment()
1393 !hwmgr->display_config->nb_pstate_switch_disable) in vega12_notify_smc_display_config_after_ps_adjustment()
1398 min_clocks.dcefClock = hwmgr->display_config->min_dcef_set_clk; in vega12_notify_smc_display_config_after_ps_adjustment()
1399 min_clocks.dcefClockInSR = hwmgr->display_config->min_dcef_deep_sleep_set_clk; in vega12_notify_smc_display_config_after_ps_adjustment()
1400 min_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in vega12_notify_smc_display_config_after_ps_adjustment()
1907 disable_mclk_switching = ((1 < hwmgr->display_config->num_display) && in vega12_apply_clocks_adjust_rules()
1908 !hwmgr->display_config->multi_monitor_in_sync) || in vega12_apply_clocks_adjust_rules()
1910 latency = hwmgr->display_config->dce_tolerable_mclk_in_active_latency; in vega12_apply_clocks_adjust_rules()
1961 if (dpm_table->dpm_state.hard_min_level < (hwmgr->display_config->min_mem_set_clock / 100)) in vega12_apply_clocks_adjust_rules()
[all …]
Dvega10_hwmgr.c3144 minimum_clocks.engineClock = hwmgr->display_config->min_core_set_clock; in vega10_apply_state_adjust_rules()
3145 minimum_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in vega10_apply_state_adjust_rules()
3185 if (hwmgr->display_config->num_display == 0) in vega10_apply_state_adjust_rules()
3188 disable_mclk_switching = (hwmgr->display_config->num_display > 1) || in vega10_apply_state_adjust_rules()
3220 latency = hwmgr->display_config->dce_tolerable_mclk_in_active_latency; in vega10_apply_state_adjust_rules()
3251 if (data->display_timing.num_existing_displays != hwmgr->display_config->num_display) in vega10_find_dpm_states_clocks_in_dpm_table()
3803 if ((hwmgr->display_config->num_display > 1) && in vega10_notify_smc_display_config_after_ps_adjustment()
3804 !hwmgr->display_config->multi_monitor_in_sync && in vega10_notify_smc_display_config_after_ps_adjustment()
3805 !hwmgr->display_config->nb_pstate_switch_disable) in vega10_notify_smc_display_config_after_ps_adjustment()
3810 min_clocks.dcefClock = hwmgr->display_config->min_dcef_set_clk; in vega10_notify_smc_display_config_after_ps_adjustment()
[all …]
Dsmu7_hwmgr.c2919 minimum_clocks.engineClock = hwmgr->display_config->min_core_set_clock; in smu7_apply_state_adjust_rules()
2920 minimum_clocks.memoryClock = hwmgr->display_config->min_mem_set_clock; in smu7_apply_state_adjust_rules()
2951 if (hwmgr->display_config->num_display == 0) in smu7_apply_state_adjust_rules()
2954 disable_mclk_switching = ((1 < hwmgr->display_config->num_display) || in smu7_apply_state_adjust_rules()
2956 smu7_vblank_too_short(hwmgr, hwmgr->display_config->min_vblank_time)); in smu7_apply_state_adjust_rules()
3612 if (data->display_timing.num_existing_displays != hwmgr->display_config->num_display) in smu7_find_dpm_states_clocks_in_dpm_table()
4018 if (hwmgr->display_config->num_display > 1 && in smu7_notify_smc_display_config_after_ps_adjustment()
4019 !hwmgr->display_config->multi_monitor_in_sync) in smu7_notify_smc_display_config_after_ps_adjustment()
4040 …display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, DISP_GAP, (hwmgr->display_config->nu… in smu7_program_display_gap()
4044 refresh_rate = hwmgr->display_config->vrefresh; in smu7_program_display_gap()
[all …]
Dsmu8_hwmgr.c697 clock = hwmgr->display_config->min_core_set_clock; in smu8_update_sclk_limit()
752 uint32_t clks = hwmgr->display_config->min_core_set_clock_in_sr; in smu8_set_deep_sleep_sclk_threshold()
1049 clocks.memoryClock = hwmgr->display_config->min_mem_set_clock != 0 ? in smu8_apply_state_adjust_rules()
1050 hwmgr->display_config->min_mem_set_clock : in smu8_apply_state_adjust_rules()
1058 || (hwmgr->display_config->num_display >= 3); in smu8_apply_state_adjust_rules()
Dsmu10_hwmgr.c204 clocks.dcefClock = hwmgr->display_config->min_dcef_set_clk; in smu10_set_clock_limit()
632 hwmgr->display_config->num_display > 3 ? in smu10_dpm_force_dpm_level()
/Linux-v4.19/arch/arm/mach-davinci/include/mach/
Dda8xx.h122 (struct vpif_display_config *display_config);
/Linux-v4.19/arch/arm/mach-davinci/
Ddm646x.c599 void dm646x_setup_vpif(struct vpif_display_config *display_config, in dm646x_setup_vpif() argument
617 vpif_display_dev.dev.platform_data = display_config; in dm646x_setup_vpif()
Dda850.c708 *display_config) in da850_register_vpif_display()
710 da850_vpif_display_dev.dev.platform_data = display_config; in da850_register_vpif_display()
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/
Damd_powerplay.c57 hwmgr->display_config = &adev->pm.pm_display_cfg; in amd_powerplay_create()
970 const struct amd_pp_display_configuration *display_config) in pp_display_configuration_change() argument
978 phm_store_dal_configuration_data(hwmgr, display_config); in pp_display_configuration_change()
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/inc/
Dhardwaremanager.h430 const struct amd_pp_display_configuration *display_config);
Dhwmgr.h754 const struct amd_pp_display_configuration *display_config; member
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/smumgr/
Dvegam_smumgr.c837 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in vegam_populate_single_graphic_level()
841 hwmgr->display_config->min_core_set_clock_in_sr); in vegam_populate_single_graphic_level()
1011 data->display_timing.num_existing_displays = hwmgr->display_config->num_display; in vegam_populate_single_memory_level()
Dpolaris10_smumgr.c943 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in polaris10_populate_single_graphic_level()
947 hwmgr->display_config->min_core_set_clock_in_sr); in polaris10_populate_single_graphic_level()
1105 data->display_timing.num_existing_displays = hwmgr->display_config->num_display; in polaris10_populate_single_memory_level()
Dfiji_smumgr.c988 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in fiji_populate_single_graphic_level()
992 hwmgr->display_config->min_core_set_clock_in_sr); in fiji_populate_single_graphic_level()
Diceland_smumgr.c932 hwmgr->display_config->min_core_set_clock_in_sr; in iceland_populate_single_graphic_level()
1282 data->display_timing.num_existing_displays = hwmgr->display_config->num_display; in iceland_populate_single_memory_level()
Dtonga_smumgr.c649 hwmgr->display_config->min_core_set_clock_in_sr; in tonga_populate_single_graphic_level()
1006 data->display_timing.num_existing_displays = hwmgr->display_config->num_display; in tonga_populate_single_memory_level()
Dci_smumgr.c1233 data->display_timing.num_existing_displays = hwmgr->display_config->num_display; in ci_populate_single_memory_level()