Searched refs:clk_zero (Results 1 – 7 of 7) sorted by relevance
| /Linux-v4.19/drivers/gpu/drm/msm/dsi/phy/ |
| D | dsi_phy.c | 53 timing->clk_zero = clk_z + 8 - temp; in dsi_dphy_timing_calc_clk_zero()
124 temp += ((timing->clk_zero >> 1) + 1) * 2 * ui; in msm_dsi_dphy_timing_calc()
143 timing->shared_timings.clk_pre_inc_by_2, timing->clk_zero, in msm_dsi_dphy_timing_calc()
197 timing->clk_zero = linear_inter(tmax, tmin, pcnt5, 0, false); in msm_dsi_dphy_timing_calc_v2()
237 temp += (((timing->clk_zero + 3) << 3) + 11 - (pd_ckln << 1)) * ui; in msm_dsi_dphy_timing_calc_v2()
258 timing->shared_timings.clk_pre_inc_by_2, timing->clk_zero, in msm_dsi_dphy_timing_calc_v2()
306 timing->clk_zero = linear_inter(tmax, tmin, pcnt5, 0, false); in msm_dsi_dphy_timing_calc_v3()
346 temp += (((timing->clk_zero + 3) << 3) + 11) * ui; in msm_dsi_dphy_timing_calc_v3()
367 timing->shared_timings.clk_pre_inc_by_2, timing->clk_zero, in msm_dsi_dphy_timing_calc_v3()
|
| D | dsi_phy_20nm.c | 23 DSI_20nm_PHY_TIMING_CTRL_0_CLK_ZERO(timing->clk_zero)); in dsi_20nm_dphy_set_timing()
28 if (timing->clk_zero & BIT(8)) in dsi_20nm_dphy_set_timing()
|
| D | dsi_phy_28nm.c | 23 DSI_28nm_PHY_TIMING_CTRL_0_CLK_ZERO(timing->clk_zero)); in dsi_28nm_dphy_set_timing()
28 if (timing->clk_zero & BIT(8)) in dsi_28nm_dphy_set_timing()
|
| D | dsi_phy.h | 56 u32 clk_zero; member
|
| D | dsi_phy_14nm.c | 25 u32 zero = clk_ln ? timing->clk_zero : timing->hs_zero; in dsi_14nm_dphy_set_timing()
|
| D | dsi_phy_10nm.c | 137 timing->clk_zero); in dsi_10nm_phy_enable()
|
| D | dsi_phy_28nm_8960.c | 23 DSI_28nm_8960_PHY_TIMING_CTRL_0_CLK_ZERO(timing->clk_zero)); in dsi_28nm_dphy_set_timing()
|
