Home
last modified time | relevance | path

Searched refs:chanA (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/net/wan/
Dhostess_sv11.c88 err = z8530_sync_open(d, &sv11->chanA); in hostess_open()
91 err = z8530_sync_dma_open(d, &sv11->chanA); in hostess_open()
94 err = z8530_sync_txdma_open(d, &sv11->chanA); in hostess_open()
105 z8530_sync_close(d, &sv11->chanA); in hostess_open()
108 z8530_sync_dma_close(d, &sv11->chanA); in hostess_open()
111 z8530_sync_txdma_close(d, &sv11->chanA); in hostess_open()
116 sv11->chanA.rx_function = hostess_input; in hostess_open()
132 sv11->chanA.rx_function = z8530_null_rx; in hostess_close()
139 z8530_sync_close(d, &sv11->chanA); in hostess_close()
142 z8530_sync_dma_close(d, &sv11->chanA); in hostess_close()
[all …]
Dsealevel.c227 b->dev[0].chan = &b->board.chanA; in slvl_init()
250 dev->chanA.ctrlio = iobase + 1; in slvl_init()
251 dev->chanA.dataio = iobase; in slvl_init()
255 dev->chanA.irqs = &z8530_nop; in slvl_init()
275 dev->chanA.private = &b->dev[0]; in slvl_init()
277 dev->chanA.dev = dev; in slvl_init()
280 dev->chanA.txdma = 3; in slvl_init()
281 dev->chanA.rxdma = 1; in slvl_init()
282 if (request_dma(dev->chanA.txdma, "SeaLevel (TX)")) in slvl_init()
285 if (request_dma(dev->chanA.rxdma, "SeaLevel (RX)")) in slvl_init()
[all …]
Dz85230.c725 intr = read_zsreg(&dev->chanA, R3); in z8530_interrupt()
735 irqs=dev->chanA.irqs; in z8530_interrupt()
740 irqs->rx(&dev->chanA); in z8530_interrupt()
742 irqs->tx(&dev->chanA); in z8530_interrupt()
744 irqs->status(&dev->chanA); in z8530_interrupt()
1247 dev->chanA.irqs=&z8530_nop; in do_z8530_init()
1249 dev->chanA.dcdcheck=DCD; in do_z8530_init()
1253 write_zsreg(&dev->chanA, R9, 0xC0); in do_z8530_init()
1256 write_zsreg(&dev->chanA, R12, 0xAA); in do_z8530_init()
1257 if(read_zsreg(&dev->chanA, R12)!=0xAA) in do_z8530_init()
[all …]
Dz85230.h379 struct z8530_channel chanA; /* SCC channel A */ member
/Linux-v4.19/Documentation/networking/
Dz8530book.rst65 The structure holds two channel structures. Initialise chanA.ctrlio and
66 chanA.dataio with the address of the control and data ports. You can or
70 platforms, eg for MMIO. Initialise the chanA.irqs to &z8530_nop to
73 Set chanA.dev to point to the device structure itself. The private and