Home
last modified time | relevance | path

Searched refs:cbar (Results 1 – 3 of 3) sorted by relevance

/Linux-v4.19/drivers/iommu/
Darm-smmu.c231 u32 cbar; member
469 bool stage1 = cfg->cbar != CBAR_TYPE_S2_TRANS; in arm_smmu_tlb_inv_range_nosync()
590 bool stage1 = cfg->cbar != CBAR_TYPE_S2_TRANS; in arm_smmu_init_context_bank()
653 stage1 = cfg->cbar != CBAR_TYPE_S2_TRANS; in arm_smmu_write_context_bank()
669 reg = cfg->cbar; in arm_smmu_write_context_bank()
794 cfg->cbar = CBAR_TYPE_S1_TRANS_S2_BYPASS; in arm_smmu_init_domain_context()
817 cfg->cbar = CBAR_TYPE_S2_TRANS; in arm_smmu_init_domain_context()
/Linux-v4.19/drivers/vme/bridges/
Dvme_tsi148.c2198 u32 cbar, crat, vstat; in tsi148_crcsr_init() local
2220 cbar = ioread32be(bridge->base + TSI148_CBAR); in tsi148_crcsr_init()
2221 cbar = (cbar & TSI148_CRCSR_CBAR_M)>>3; in tsi148_crcsr_init()
2225 if (cbar != vstat) { in tsi148_crcsr_init()
2226 cbar = vstat; in tsi148_crcsr_init()
2228 iowrite32be(cbar<<3, bridge->base + TSI148_CBAR); in tsi148_crcsr_init()
2230 dev_info(tsi148_bridge->parent, "CR/CSR Offset: %d\n", cbar); in tsi148_crcsr_init()
/Linux-v4.19/drivers/pci/hotplug/
Dibmphp.h104 u32 cbar; member