Home
last modified time | relevance | path

Searched refs:c6 (Results 1 – 25 of 73) sorted by relevance

123

/Linux-v4.19/arch/arm/mm/
Dproc-arm940.S55 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
112 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
188 2: mcr p15, 0, r3, c7, c6, 2 @ flush D entry
237 mcr p15, 0, r3, c7, c6, 2 @ invalidate D entry
280 mcr p15, 0, r0, c7, c6, 0 @ invalidate D cache
283 mcr p15, 0, r0, c6, c3, 0 @ disable data area 3~7
284 mcr p15, 0, r0, c6, c4, 0
285 mcr p15, 0, r0, c6, c5, 0
286 mcr p15, 0, r0, c6, c6, 0
287 mcr p15, 0, r0, c6, c7, 0
[all …]
Dproc-arm740.S68 mcr p15, 0, r0, c6, c3 @ disable area 3~7
69 mcr p15, 0, r0, c6, c4
70 mcr p15, 0, r0, c6, c5
71 mcr p15, 0, r0, c6, c6
72 mcr p15, 0, r0, c6, c7
75 mcr p15, 0, r0, c6, c0 @ set area 0, default
85 mcr p15, 0, r0, c6, c1 @ set area 1, RAM
98 2: mcr p15, 0, r0, c6, c2 @ set area 2, ROM/FLASH
Dproc-arm946.S62 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
107 mcr p15, 0, ip, c7, c6, 0 @ flush D cache
141 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
144 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
237 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
281 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
333 mcr p15, 0, r0, c7, c6, 0 @ invalidate D cache
336 mcr p15, 0, r0, c6, c3, 0 @ disable memory region 3~7
337 mcr p15, 0, r0, c6, c4, 0
338 mcr p15, 0, r0, c6, c5, 0
[all …]
Dpmsa-v7.c38 #define DRBAR __ACCESS_CP15(c6, 0, c1, 0)
39 #define IRBAR __ACCESS_CP15(c6, 0, c1, 1)
40 #define DRSR __ACCESS_CP15(c6, 0, c1, 2)
41 #define IRSR __ACCESS_CP15(c6, 0, c1, 3)
42 #define DRACR __ACCESS_CP15(c6, 0, c1, 4)
43 #define IRACR __ACCESS_CP15(c6, 0, c1, 5)
44 #define RNGNR __ACCESS_CP15(c6, 0, c2, 0)
Dcache-v4wt.S74 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
92 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
160 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
Dtlb-v4wb.S44 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
65 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
Dtlb-v4wbi.S44 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
56 mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
Dcache-v4wb.S121 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
168 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
195 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
Dproc-arm926.S146 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
173 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
176 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
268 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
310 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
372 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
Dproc-arm925.S180 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
210 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
213 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
305 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
347 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
409 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
Dtlb-v6.S49 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA (was 1)
78 mcr p15, 0, r0, c8, c6, 1 @ TLB invalidate D MVA
Dpmsa-v8.c21 #define PRSEL __ACCESS_CP15(c6, 0, c2, 1)
22 #define PRBAR __ACCESS_CP15(c6, 0, c3, 0)
23 #define PRLAR __ACCESS_CP15(c6, 0, c3, 1)
Dpabort-v7.S19 mrc p15, 0, r0, c6, c0, 2 @ get IFAR
Dproc-xscale.S242 mcr p15, 0, r0, c7, c6, 1 @ Invalidate D cache line
309 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
335 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
370 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
535 mrc p14, 0, r4, c6, c0, 0 @ clock configuration, for turbo mode
551 mcr p14, 0, r4, c6, c0, 0 @ clock configuration, turbo mode.
Dabort-ev4.S21 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev4t.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
Dabort-ev5t.S22 mrc p15, 0, r0, c6, c0, 0 @ get FAR
/Linux-v4.19/arch/unicore32/mm/
Dtlb-ucv2.S34 movc p0.c6, r0, #3
40 movc p0.c6, r0, #5
47 movc p0.c6, r0, #2
53 movc p0.c6, r0, #4
72 movc p0.c6, r0, #3
75 movc p0.c6, r0, #5
82 movc p0.c6, r0, #2
85 movc p0.c6, r0, #4
Dproc-ucv2.S43 movc p0.c6, ip, #6 @ TLB invalidate all
107 movc p0.c6, ip, #6 @ TLB invalidate all
/Linux-v4.19/drivers/gpu/drm/nouveau/nvkm/engine/sec/fuc/
Dg98.fuc0s520 cxsout $c6
541 cxor $c6 $c0
542 cenc $c6 $c6
543 cxsout $c6
549 cmov $c2 $c6
550 cxsin $c6
551 cdec $c0 $c6
559 cxor $c6 $c0
560 cenc $c6 $c6
561 cxsout $c6
[all …]
/Linux-v4.19/arch/arm/kernel/
Dhead-nommu.S220 mcr p15, 0, \tmp, c6, c2, 0 @ Write RGNR
225 mcr p15, 0, \bar, c6, c1, (0 + \side) @ I/DRBAR
226 mcr p15, 0, \acr, c6, c1, (4 + \side) @ I/DRACR
227 mcr p15, 0, \sr, c6, c1, (2 + \side) @ I/DRSR
338 AR_CLASS(mcr p15, 0, r0, c6, c2, 1) @ PRSEL
351 AR_CLASS(mcr p15, 0, r5, c6, c8, 0) @ PRBAR0
352 AR_CLASS(mcr p15, 0, r6, c6, c8, 1) @ PRLAR0
365 AR_CLASS(mcr p15, 0, r5, c6, c8, 4) @ PRBAR1
366 AR_CLASS(mcr p15, 0, r6, c6, c8, 5) @ PRLAR1
389 AR_CLASS(mcr p15, 0, r5, c6, c9, 0) @ PRBAR2
[all …]
/Linux-v4.19/arch/arm/include/asm/hardware/
Dcp14.h56 #define RCP14_DBGWFAR() MRC14(0, c0, c6, 0)
71 #define RCP14_DBGBVR6() MRC14(0, c0, c6, 4)
87 #define RCP14_DBGBCR6() MRC14(0, c0, c6, 5)
103 #define RCP14_DBGWVR6() MRC14(0, c0, c6, 6)
119 #define RCP14_DBGWCR6() MRC14(0, c0, c6, 7)
136 #define RCP14_DBGBXVR6() MRC14(0, c1, c6, 1)
161 #define WCP14_DBGWFAR(val) MCR14(val, 0, c0, c6, 0)
176 #define WCP14_DBGBVR6(val) MCR14(val, 0, c0, c6, 4)
192 #define WCP14_DBGBCR6(val) MCR14(val, 0, c0, c6, 5)
208 #define WCP14_DBGWVR6(val) MCR14(val, 0, c0, c6, 6)
[all …]
/Linux-v4.19/arch/arm/include/asm/
Dkvm_hyp.h65 #define DFAR __ACCESS_CP15(c6, 0, c0, 0)
66 #define IFAR __ACCESS_CP15(c6, 0, c0, 2)
67 #define HDFAR __ACCESS_CP15(c6, 4, c0, 0)
68 #define HIFAR __ACCESS_CP15(c6, 4, c0, 2)
69 #define HPFAR __ACCESS_CP15(c6, 4, c0, 4)
/Linux-v4.19/arch/unicore32/kernel/
Dhibernate_asm.S31 movc p0.c6, r5, #6 @invalidate ITLB & DTLB
64 movc p0.c6, r5, #6
/Linux-v4.19/arch/powerpc/crypto/
Daes-tab-4k.S38 .long R(c6, 63, 63, a5), R(f8, 7c, 7c, 84)
137 .long R(73, b4, b4, c7), R(97, c6, c6, 51)
161 .long R(84, 42, 42, c6), R(d0, 68, 68, b8)
180 .long R(8d, 46, 97, a3), R(6b, d3, f9, c6)
237 .long R(8b, 43, 29, 76), R(cb, 23, c6, dc)
240 .long R(13, 97, 22, 40), R(84, c6, 11, 20)
268 .long R(c6, a5, 94, 30), R(35, a2, 66, c0)

123