Home
last modified time | relevance | path

Searched refs:bypass (Results 1 – 25 of 143) sorted by relevance

123456

/Linux-v4.19/drivers/regulator/
Danatop-regulator.c38 bool bypass; member
73 sel = anatop_reg->bypass ? LDO_FET_FULL_ON : anatop_reg->sel; in anatop_regmap_enable()
93 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) { in anatop_regmap_core_set_voltage_sel()
108 if (anatop_reg->bypass || !anatop_regmap_is_enabled(reg)) in anatop_regmap_core_get_voltage_sel()
121 WARN_ON(!anatop_reg->bypass); in anatop_regmap_get_bypass()
123 WARN_ON(anatop_reg->bypass); in anatop_regmap_get_bypass()
125 *enable = anatop_reg->bypass; in anatop_regmap_get_bypass()
134 if (enable == anatop_reg->bypass) in anatop_regmap_set_bypass()
138 anatop_reg->bypass = enable; in anatop_regmap_set_bypass()
279 sreg->bypass = true; in anatop_regulator_probe()
[all …]
/Linux-v4.19/sound/soc/codecs/
Drl6231.c148 bool bypass = false; in rl6231_pll_calc() local
159 bypass = pll_preset_table[i].m_bp; in rl6231_pll_calc()
182 bypass = true; in rl6231_pll_calc()
190 bypass = true; in rl6231_pll_calc()
202 bypass = false; in rl6231_pll_calc()
217 pll_code->m_bp = bypass; in rl6231_pll_calc()
/Linux-v4.19/include/trace/events/
Dbcache.h124 TP_PROTO(struct bio *bio, bool hit, bool bypass),
125 TP_ARGS(bio, hit, bypass),
133 __field(bool, bypass )
142 __entry->bypass = bypass;
148 __entry->nr_sector, __entry->cache_hit, __entry->bypass)
153 bool writeback, bool bypass),
154 TP_ARGS(c, inode, bio, writeback, bypass),
163 __field(bool, bypass )
173 __entry->bypass = bypass;
179 __entry->nr_sector, __entry->writeback, __entry->bypass)
/Linux-v4.19/arch/arm/mach-omap2/
Dsram.h16 extern u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
29 int bypass);
42 int bypass);
Dclkt2xxx_dpllcore.c116 u32 bypass = 0; in omap2_reprogram_dpllcore() local
164 bypass = 1; in omap2_reprogram_dpllcore()
171 bypass); in omap2_reprogram_dpllcore()
Dsram.c162 static u32 (*_omap2_set_prcm)(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass);
164 u32 omap2_set_prcm(u32 dpll_ctrl_val, u32 sdrc_rfr_val, int bypass) in omap2_set_prcm() argument
167 return _omap2_set_prcm(dpll_ctrl_val, sdrc_rfr_val, bypass); in omap2_set_prcm()
Dclkt2xxx_virt_prcm_set.c101 u32 cur_rate, done_rate, bypass = 0; in omap2_select_table_rate() local
136 bypass = 1; in omap2_select_table_rate()
154 bypass); in omap2_select_table_rate()
/Linux-v4.19/drivers/md/bcache/
Dstats.c185 bool hit, bool bypass) in mark_cache_stats() argument
187 if (!bypass) in mark_cache_stats()
200 bool hit, bool bypass) in bch_mark_cache_accounting() argument
204 mark_cache_stats(&dc->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
205 mark_cache_stats(&c->accounting.collector, hit, bypass); in bch_mark_cache_accounting()
Drequest.c204 if (op->bypass) in bch_data_insert_start()
283 op->bypass = true; in bch_data_insert_start()
325 op->writeback, op->bypass); in bch_data_insert()
852 !s->cache_missed, s->iop.bypass); in cached_dev_read_done_bh()
853 trace_bcache_read(s->orig_bio, !s->cache_miss, s->iop.bypass); in cached_dev_read_done_bh()
873 if (s->cache_miss || s->iop.bypass) { in cached_dev_cache_miss()
973 s->iop.bypass = false; in cached_dev_write()
985 s->iop.bypass = true; in cached_dev_write()
989 s->iop.bypass)) { in cached_dev_write()
990 s->iop.bypass = false; in cached_dev_write()
[all …]
/Linux-v4.19/drivers/clk/at91/
Dsckc.c117 bool bypass) in at91_clk_register_slow_osc() argument
141 if (bypass) in at91_clk_register_slow_osc()
162 bool bypass; in of_at91sam9x5_clk_slow_osc_setup() local
167 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in of_at91sam9x5_clk_slow_osc_setup()
170 bypass); in of_at91sam9x5_clk_slow_osc_setup()
472 bool bypass; in of_sama5d4_sckc_setup() local
486 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in of_sama5d4_sckc_setup()
502 if (bypass) in of_sama5d4_sckc_setup()
Dclk-main.c135 bool bypass) in at91_clk_register_main_osc() argument
158 if (bypass) in at91_clk_register_main_osc()
180 bool bypass; in of_at91rm9200_clk_main_osc_setup() local
183 bypass = of_property_read_bool(np, "atmel,osc-bypass"); in of_at91rm9200_clk_main_osc_setup()
190 hw = at91_clk_register_main_osc(regmap, name, parent_name, bypass); in of_at91rm9200_clk_main_osc_setup()
/Linux-v4.19/Documentation/devicetree/bindings/c6x/
Dclocks.txt24 - ti,c64x+pll-bypass-delay: CPU cycles to delay when entering bypass mode
37 ti,c64x+pll-bypass-delay = <200>;
/Linux-v4.19/net/sched/
Dsch_fifo.c61 bool bypass; in fifo_init() local
81 bypass = sch->limit >= psched_mtu(qdisc_dev(sch)); in fifo_init()
83 bypass = sch->limit >= 1; in fifo_init()
85 if (bypass) in fifo_init()
/Linux-v4.19/Documentation/devicetree/bindings/clock/ti/
Ddpll.txt7 (reference clock and bypass clock), with digital phase locked
38 and second entry bypass clock
52 - ti,low-power-bypass : DPLL output matches rate of parent bypass clock
68 ti,low-power-bypass;
Dfapll.txt7 (reference clock and bypass clock), and one or more child
15 - clocks : link phandles of parent clocks (clk-ref and clk-bypass)
Dapll.txt7 (reference clock and bypass clock), with analog phase locked
19 - clocks : link phandles of parent clocks (clk-ref and clk-bypass)
/Linux-v4.19/Documentation/ABI/testing/
Dsysfs-bus-i2c-devices-bq32k5 Description: Attribute for enable/disable the trickle charge bypass
7 enable/disable the Trickle charge FET bypass.
/Linux-v4.19/drivers/clk/socfpga/
Dclk-pll.c54 unsigned long bypass; in clk_pll_recalc_rate() local
57 bypass = readl(clk_mgr_base_addr + CLKMGR_BYPASS); in clk_pll_recalc_rate()
58 if (bypass & MAINPLL_BYPASS) in clk_pll_recalc_rate()
/Linux-v4.19/arch/mips/cavium-octeon/executive/
Dcvmx-helper-jtag.c66 jtgc.s.bypass = 0x3; in cvmx_helper_qlm_jtag_init()
68 jtgc.s.bypass = 0xf; in cvmx_helper_qlm_jtag_init()
/Linux-v4.19/Documentation/networking/
Dnf_flowtable.txt16 output netdevice via neigh_xmit(), hence, they bypass the classic forwarding
32 including the Netfilter hooks and the flowtable fastpath bypass.
60 |__yes_________________fastpath bypass ____________________________|
74 Enabling the flowtable bypass is relatively easy, you only need to create a
99 forwarding bypass.
/Linux-v4.19/drivers/gpu/drm/i915/
Dintel_cdclk.c862 cdclk_state->cdclk = cdclk_state->bypass = cdclk_state->ref; in skl_get_cdclk()
1020 WARN_ON(cdclk != dev_priv->cdclk.hw.bypass); in skl_set_cdclk()
1099 dev_priv->cdclk.hw.cdclk == dev_priv->cdclk.hw.bypass) in skl_sanitize_cdclk()
1173 cdclk_state.cdclk = cdclk_state.bypass; in skl_uninit_cdclk()
1213 if (cdclk == dev_priv->cdclk.hw.bypass) in bxt_de_pll_vco()
1238 if (cdclk == dev_priv->cdclk.hw.bypass) in glk_de_pll_vco()
1282 cdclk_state->cdclk = cdclk_state->bypass = cdclk_state->ref; in bxt_get_cdclk()
1366 WARN_ON(cdclk != dev_priv->cdclk.hw.bypass); in bxt_set_cdclk()
1451 dev_priv->cdclk.hw.cdclk == dev_priv->cdclk.hw.bypass) in bxt_sanitize_cdclk()
1540 cdclk_state.cdclk = cdclk_state.bypass; in bxt_uninit_cdclk()
[all …]
/Linux-v4.19/arch/mips/include/asm/octeon/
Dcvmx-asxx-defs.h226 uint64_t bypass:1; member
228 uint64_t bypass:1;
559 uint64_t bypass:1; member
565 uint64_t bypass:1;
585 uint64_t bypass:1; member
595 uint64_t bypass:1;
/Linux-v4.19/arch/c6x/platforms/
Dpll.c272 u8 bypass; in clk_pllclk_recalc() local
283 bypass = 0; in clk_pllclk_recalc()
285 bypass = 1; in clk_pllclk_recalc()
306 if (!bypass) { in clk_pllclk_recalc()
/Linux-v4.19/drivers/base/regmap/
Dregcache.c348 bool bypass; in regcache_sync() local
354 bypass = map->cache_bypass; in regcache_sync()
388 map->cache_bypass = bypass; in regcache_sync()
417 bool bypass; in regcache_sync_region() local
424 bypass = map->cache_bypass; in regcache_sync_region()
443 map->cache_bypass = bypass; in regcache_sync_region()
/Linux-v4.19/drivers/infiniband/hw/hfi1/
Dtrace.c216 const char *hfi1_trace_fmt_lrh(struct trace_seq *p, bool bypass, in hfi1_trace_fmt_lrh() argument
226 if (bypass) in hfi1_trace_fmt_lrh()
246 const char *hfi1_trace_fmt_rest(struct trace_seq *p, bool bypass, u8 l4, in hfi1_trace_fmt_rest() argument
254 if (bypass) in hfi1_trace_fmt_rest()

123456