Home
last modified time | relevance | path

Searched refs:amdgpu_crtc (Results 1 – 16 of 16) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Datombios_crtc.c45 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_atombios_crtc_overscan_setup() local
52 args.ucCRTC = amdgpu_crtc->crtc_id; in amdgpu_atombios_crtc_overscan_setup()
54 switch (amdgpu_crtc->rmx_type) { in amdgpu_atombios_crtc_overscan_setup()
75 args.usOverscanRight = cpu_to_le16(amdgpu_crtc->h_border); in amdgpu_atombios_crtc_overscan_setup()
76 args.usOverscanLeft = cpu_to_le16(amdgpu_crtc->h_border); in amdgpu_atombios_crtc_overscan_setup()
77 args.usOverscanBottom = cpu_to_le16(amdgpu_crtc->v_border); in amdgpu_atombios_crtc_overscan_setup()
78 args.usOverscanTop = cpu_to_le16(amdgpu_crtc->v_border); in amdgpu_atombios_crtc_overscan_setup()
88 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_atombios_crtc_scaler_setup() local
94 args.ucScaler = amdgpu_crtc->crtc_id; in amdgpu_atombios_crtc_scaler_setup()
96 switch (amdgpu_crtc->rmx_type) { in amdgpu_atombios_crtc_scaler_setup()
[all …]
Ddce_v8_0.c182 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id]; in dce_v8_0_page_flip() local
185 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, async ? in dce_v8_0_page_flip()
188 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset, in dce_v8_0_page_flip()
191 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v8_0_page_flip()
194 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset); in dce_v8_0_page_flip()
435 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in dce_v8_0_program_fmt() local
500 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v8_0_program_fmt()
518 struct amdgpu_crtc *amdgpu_crtc, in dce_v8_0_line_buffer_adjust() argument
522 u32 pipe_offset = amdgpu_crtc->crtc_id * 0x8; in dce_v8_0_line_buffer_adjust()
531 if (amdgpu_crtc->base.enabled && mode) { in dce_v8_0_line_buffer_adjust()
[all …]
Ddce_virtual.c111 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in dce_virtual_crtc_destroy() local
114 kfree(amdgpu_crtc); in dce_virtual_crtc_destroy()
130 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in dce_virtual_crtc_dpms() local
138 amdgpu_crtc->enabled = true; in dce_virtual_crtc_dpms()
141 amdgpu_crtc->crtc_id); in dce_virtual_crtc_dpms()
149 amdgpu_crtc->enabled = false; in dce_virtual_crtc_dpms()
167 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in dce_virtual_crtc_disable() local
184 amdgpu_crtc->pll_id = ATOM_PPLL_INVALID; in dce_virtual_crtc_disable()
185 amdgpu_crtc->encoder = NULL; in dce_virtual_crtc_disable()
186 amdgpu_crtc->connector = NULL; in dce_virtual_crtc_disable()
[all …]
Ddce_v11_0.c252 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id]; in dce_v11_0_page_flip() local
256 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset); in dce_v11_0_page_flip()
259 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_page_flip()
261 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset, in dce_v11_0_page_flip()
264 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v11_0_page_flip()
267 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset); in dce_v11_0_page_flip()
521 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in dce_v11_0_program_fmt() local
589 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_program_fmt()
607 struct amdgpu_crtc *amdgpu_crtc, in dce_v11_0_line_buffer_adjust() argument
611 u32 pipe_offset = amdgpu_crtc->crtc_id; in dce_v11_0_line_buffer_adjust()
[all …]
Ddce_v10_0.c234 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id]; in dce_v10_0_page_flip() local
238 tmp = RREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset); in dce_v10_0_page_flip()
241 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_page_flip()
243 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset, in dce_v10_0_page_flip()
246 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v10_0_page_flip()
249 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset); in dce_v10_0_page_flip()
495 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in dce_v10_0_program_fmt() local
563 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_program_fmt()
581 struct amdgpu_crtc *amdgpu_crtc, in dce_v10_0_line_buffer_adjust() argument
585 u32 pipe_offset = amdgpu_crtc->crtc_id; in dce_v10_0_line_buffer_adjust()
[all …]
Ddce_v6_0.c187 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[crtc_id]; in dce_v6_0_page_flip() local
190 WREG32(mmGRPH_FLIP_CONTROL + amdgpu_crtc->crtc_offset, async ? in dce_v6_0_page_flip()
193 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH + amdgpu_crtc->crtc_offset, in dce_v6_0_page_flip()
195 WREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v6_0_page_flip()
199 RREG32(mmGRPH_PRIMARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset); in dce_v6_0_page_flip()
392 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in dce_v6_0_program_fmt() local
439 WREG32(mmFMT_BIT_DEPTH_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v6_0_program_fmt()
810 struct amdgpu_crtc *amdgpu_crtc, in dce_v6_0_program_watermarks() argument
813 struct drm_display_mode *mode = &amdgpu_crtc->base.mode; in dce_v6_0_program_watermarks()
825 if (amdgpu_crtc->base.enabled && num_heads && mode) { in dce_v6_0_program_watermarks()
[all …]
Damdgpu_display.c76 struct amdgpu_crtc *amdgpu_crtc = adev->mode_info.crtcs[work->crtc_id]; in amdgpu_display_flip_work_func() local
78 struct drm_crtc *crtc = &amdgpu_crtc->base; in amdgpu_display_flip_work_func()
93 if (amdgpu_crtc->enabled && in amdgpu_display_flip_work_func()
100 amdgpu_get_vblank_counter_kms(adev->ddev, amdgpu_crtc->crtc_id)) > 0) { in amdgpu_display_flip_work_func()
112 amdgpu_crtc->pflip_status = AMDGPU_FLIP_SUBMITTED; in amdgpu_display_flip_work_func()
117 amdgpu_crtc->crtc_id, amdgpu_crtc, work); in amdgpu_display_flip_work_func()
154 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_display_crtc_page_flip_target() local
171 work->crtc_id = amdgpu_crtc->crtc_id; in amdgpu_display_crtc_page_flip_target()
220 if (amdgpu_crtc->pflip_status != AMDGPU_FLIP_NONE) { in amdgpu_display_crtc_page_flip_target()
227 amdgpu_crtc->pflip_status = AMDGPU_FLIP_PENDING; in amdgpu_display_crtc_page_flip_target()
[all …]
Damdgpu_pll.c264 struct amdgpu_crtc *test_amdgpu_crtc; in amdgpu_pll_get_use_mask()
291 struct amdgpu_crtc *test_amdgpu_crtc; in amdgpu_pll_get_shared_dp_ppll()
318 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_pll_get_shared_nondp_ppll() local
321 struct amdgpu_crtc *test_amdgpu_crtc; in amdgpu_pll_get_shared_nondp_ppll()
324 adjusted_clock = amdgpu_crtc->adjusted_clock; in amdgpu_pll_get_shared_nondp_ppll()
336 if (test_amdgpu_crtc->connector == amdgpu_crtc->connector) { in amdgpu_pll_get_shared_nondp_ppll()
345 (amdgpu_crtc->ss_enabled == test_amdgpu_crtc->ss_enabled) && in amdgpu_pll_get_shared_nondp_ppll()
Damdgpu_dpm.c123 struct amdgpu_crtc *amdgpu_crtc; in amdgpu_dpm_get_active_displays() local
130 amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_dpm_get_active_displays()
131 if (amdgpu_crtc->enabled) { in amdgpu_dpm_get_active_displays()
132 adev->pm.dpm.new_active_crtcs |= (1 << amdgpu_crtc->crtc_id); in amdgpu_dpm_get_active_displays()
144 struct amdgpu_crtc *amdgpu_crtc; in amdgpu_dpm_get_vblank_time() local
150 amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_dpm_get_vblank_time()
151 if (crtc->enabled && amdgpu_crtc->enabled && amdgpu_crtc->hw_mode.clock) { in amdgpu_dpm_get_vblank_time()
153 amdgpu_crtc->hw_mode.crtc_htotal * in amdgpu_dpm_get_vblank_time()
154 (amdgpu_crtc->hw_mode.crtc_vblank_end - in amdgpu_dpm_get_vblank_time()
155 amdgpu_crtc->hw_mode.crtc_vdisplay + in amdgpu_dpm_get_vblank_time()
[all …]
Damdgpu_mode.h56 #define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base)
327 struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS];
386 struct amdgpu_crtc { struct
Datombios_encoders.c350 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in amdgpu_atombios_encoder_get_bpc() local
351 bpc = amdgpu_crtc->bpc; in amdgpu_atombios_encoder_get_bpc()
800 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in amdgpu_atombios_encoder_setup_dig_transmitter() local
801 pll_id = amdgpu_crtc->pll_id; in amdgpu_atombios_encoder_setup_dig_transmitter()
1468 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(encoder->crtc); in amdgpu_atombios_encoder_set_crtc_source() local
1484 args.v1.ucCRTC = amdgpu_crtc->crtc_id; in amdgpu_atombios_encoder_set_crtc_source()
1523 args.v2.ucCRTC = amdgpu_crtc->crtc_id; in amdgpu_atombios_encoder_set_crtc_source()
1591 args.v3.ucCRTC = amdgpu_crtc->crtc_id; in amdgpu_atombios_encoder_set_crtc_source()
Damdgpu_device.c2717 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_device_suspend() local
2721 if (amdgpu_crtc->cursor_bo) { in amdgpu_device_suspend()
2722 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo); in amdgpu_device_suspend()
2827 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_device_resume() local
2829 if (amdgpu_crtc->cursor_bo) { in amdgpu_device_resume()
2830 struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo); in amdgpu_device_resume()
2836 amdgpu_crtc->cursor_addr = amdgpu_bo_gpu_offset(aobj); in amdgpu_device_resume()
Damdgpu_kms.c306 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); in amdgpu_info_ioctl() local
307 ui32 = amdgpu_crtc->crtc_id; in amdgpu_info_ioctl()
Dsi_dpm.c5778 struct amdgpu_crtc *amdgpu_crtc = NULL; in si_upload_smc_data() local
5786 amdgpu_crtc = adev->mode_info.crtcs[i]; in si_upload_smc_data()
5791 if (amdgpu_crtc == NULL) in si_upload_smc_data()
5794 if (amdgpu_crtc->line_time <= 0) in si_upload_smc_data()
5799 amdgpu_crtc->crtc_id) != PPSMC_Result_OK) in si_upload_smc_data()
5804 amdgpu_crtc->wm_high / amdgpu_crtc->line_time) != PPSMC_Result_OK) in si_upload_smc_data()
5809 amdgpu_crtc->wm_low / amdgpu_crtc->line_time) != PPSMC_Result_OK) in si_upload_smc_data()
/Linux-v4.19/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm.c161 struct amdgpu_crtc *acrtc = adev->mode_info.crtcs[crtc]; in dm_vblank_get_counter()
184 struct amdgpu_crtc *acrtc = adev->mode_info.crtcs[crtc]; in dm_crtc_get_scanoutpos()
234 static struct amdgpu_crtc *
240 struct amdgpu_crtc *amdgpu_crtc; in get_crtc_by_otg_inst() local
252 amdgpu_crtc = to_amdgpu_crtc(crtc); in get_crtc_by_otg_inst()
254 if (amdgpu_crtc->otg_inst == otg_inst) in get_crtc_by_otg_inst()
255 return amdgpu_crtc; in get_crtc_by_otg_inst()
263 struct amdgpu_crtc *amdgpu_crtc; in dm_pflip_high_irq() local
268 amdgpu_crtc = get_crtc_by_otg_inst(adev, irq_params->irq_src - IRQ_TYPE_PFLIP); in dm_pflip_high_irq()
272 if (amdgpu_crtc == NULL) { in dm_pflip_high_irq()
[all …]
Damdgpu_dm_irq.c548 struct amdgpu_crtc *acrtc = adev->mode_info.crtcs[crtc_id]; in dm_irq_state()