Home
last modified time | relevance | path

Searched refs:_shift (Results 1 – 25 of 74) sorted by relevance

123

/Linux-v4.19/drivers/clk/sunxi-ng/
Dccu_div.h51 #define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \ argument
53 .shift = _shift, \
59 #define _SUNXI_CCU_DIV_TABLE(_shift, _width, _table) \ argument
60 _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, 0)
62 #define _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, _off, _max, _flags) \ argument
64 .shift = _shift, \
71 #define _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, _max, _flags) \ argument
72 _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, 1, _max, _flags)
74 #define _SUNXI_CCU_DIV_FLAGS(_shift, _width, _flags) \ argument
75 _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, 0, _flags)
[all …]
Dccu_mult.h17 #define _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, _min, _max) \ argument
22 .shift = _shift, \
26 #define _SUNXI_CCU_MULT_MIN(_shift, _width, _min) \ argument
27 _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, 1, _min, 0)
29 #define _SUNXI_CCU_MULT_OFFSET(_shift, _width, _offset) \ argument
30 _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, 1, 0)
32 #define _SUNXI_CCU_MULT(_shift, _width) \ argument
33 _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, 1, 1, 0)
Dccu_mux.h32 #define _SUNXI_CCU_MUX_TABLE(_shift, _width, _table) \ argument
34 .shift = _shift, \
39 #define _SUNXI_CCU_MUX(_shift, _width) \ argument
40 _SUNXI_CCU_MUX_TABLE(_shift, _width, NULL)
51 _reg, _shift, _width, _gate, \ argument
55 .mux = _SUNXI_CCU_MUX_TABLE(_shift, _width, _table), \
66 _shift, _width, _gate, _flags) \ argument
68 _reg, _shift, _width, _gate, \
71 #define SUNXI_CCU_MUX(_struct, _name, _parents, _reg, _shift, _width, \ argument
74 _reg, _shift, _width, 0, _flags)
/Linux-v4.19/include/linux/iio/adc/
Dad_sigma_delta.h130 _storagebits, _shift, _extend_name, _type, _mask_all) \ argument
148 .shift = (_shift), \
154 _storagebits, _shift) \ argument
156 _storagebits, _shift, NULL, IIO_VOLTAGE, \
160 _storagebits, _shift) \ argument
162 _storagebits, _shift, "shorted", IIO_VOLTAGE, \
166 _storagebits, _shift) \ argument
168 _storagebits, _shift, NULL, IIO_VOLTAGE, \
172 _storagebits, _shift) \ argument
174 _storagebits, _shift, NULL, IIO_VOLTAGE, 0)
[all …]
/Linux-v4.19/drivers/iio/dac/
Dad5686.c182 #define AD5868_CHANNEL(chan, addr, bits, _shift) { \ argument
194 .shift = (_shift), \
199 #define DECLARE_AD5693_CHANNELS(name, bits, _shift) \ argument
201 AD5868_CHANNEL(0, 0, bits, _shift), \
204 #define DECLARE_AD5686_CHANNELS(name, bits, _shift) \ argument
206 AD5868_CHANNEL(0, 1, bits, _shift), \
207 AD5868_CHANNEL(1, 2, bits, _shift), \
208 AD5868_CHANNEL(2, 4, bits, _shift), \
209 AD5868_CHANNEL(3, 8, bits, _shift), \
212 #define DECLARE_AD5676_CHANNELS(name, bits, _shift) \ argument
[all …]
/Linux-v4.19/drivers/clk/sprd/
Dmux.h32 #define _SPRD_MUX_CLK(_shift, _width, _table) \ argument
34 .shift = _shift, \
40 _reg, _shift, _width, \ argument
43 .mux = _SPRD_MUX_CLK(_shift, _width, _table), \
55 _shift, _width, _flags) \ argument
57 _reg, _shift, _width, _flags)
Ddiv.h27 #define _SPRD_DIV_CLK(_shift, _width) \ argument
29 .shift = _shift, \
39 _shift, _width, _flags) \ argument
41 .div = _SPRD_DIV_CLK(_shift, _width), \
/Linux-v4.19/drivers/clk/mediatek/
Dclk-mt2701-aud.c18 #define GATE_AUDIO0(_id, _name, _parent, _shift) { \ argument
23 .shift = _shift, \
27 #define GATE_AUDIO1(_id, _name, _parent, _shift) { \ argument
32 .shift = _shift, \
36 #define GATE_AUDIO2(_id, _name, _parent, _shift) { \ argument
41 .shift = _shift, \
45 #define GATE_AUDIO3(_id, _name, _parent, _shift) { \ argument
50 .shift = _shift, \
Dclk-mt7622-aud.c27 #define GATE_AUDIO0(_id, _name, _parent, _shift) { \ argument
32 .shift = _shift, \
36 #define GATE_AUDIO1(_id, _name, _parent, _shift) { \ argument
41 .shift = _shift, \
45 #define GATE_AUDIO2(_id, _name, _parent, _shift) { \ argument
50 .shift = _shift, \
54 #define GATE_AUDIO3(_id, _name, _parent, _shift) { \ argument
59 .shift = _shift, \
Dclk-mtk.h91 #define MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \ argument
96 .mux_shift = _shift, \
110 #define MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate) \ argument
111 MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \
114 #define MUX(_id, _name, _parents, _reg, _shift, _width) { \ argument
118 .mux_shift = _shift, \
180 #define DIV_ADJ(_id, _name, _parent, _reg, _shift, _width) { \ argument
185 .div_shift = _shift, \
Dclk-mt2712-mm.c41 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
46 .shift = _shift, \
50 #define GATE_MM1(_id, _name, _parent, _shift) { \ argument
55 .shift = _shift, \
59 #define GATE_MM2(_id, _name, _parent, _shift) { \ argument
64 .shift = _shift, \
Dclk-mt2712-vdec.c35 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
40 .shift = _shift, \
44 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
49 .shift = _shift, \
Dclk-mt2701-vdec.c35 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
40 .shift = _shift, \
44 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
49 .shift = _shift, \
Dclk-mt6797-vdec.c35 #define GATE_VDEC0(_id, _name, _parent, _shift) { \ argument
40 .shift = _shift, \
44 #define GATE_VDEC1(_id, _name, _parent, _shift) { \ argument
49 .shift = _shift, \
Dclk-mt8173.c630 #define GATE_ICG(_id, _name, _parent, _shift) { \ argument
635 .shift = _shift, \
669 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
674 .shift = _shift, \
678 #define GATE_PERI1(_id, _name, _parent, _shift) { \ argument
683 .shift = _shift, \
745 #define GATE_IMG(_id, _name, _parent, _shift) { \ argument
750 .shift = _shift, \
776 #define GATE_MM0(_id, _name, _parent, _shift) { \ argument
781 .shift = _shift, \
[all …]
Dclk-mt7622.c60 #define GATE_APMIXED(_id, _name, _parent, _shift) { \ argument
65 .shift = _shift, \
69 #define GATE_INFRA(_id, _name, _parent, _shift) { \ argument
74 .shift = _shift, \
78 #define GATE_TOP0(_id, _name, _parent, _shift) { \ argument
83 .shift = _shift, \
87 #define GATE_TOP1(_id, _name, _parent, _shift) { \ argument
92 .shift = _shift, \
96 #define GATE_PERI0(_id, _name, _parent, _shift) { \ argument
101 .shift = _shift, \
[all …]
Dclk-mt2701-mm.c35 #define GATE_DISP0(_id, _name, _parent, _shift) { \ argument
40 .shift = _shift, \
44 #define GATE_DISP1(_id, _name, _parent, _shift) { \ argument
49 .shift = _shift, \
/Linux-v4.19/drivers/clk/actions/
Dowl-pll.h38 #define OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \ argument
44 .shift = _shift, \
52 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
54 .pll_hw = OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
67 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
69 .pll_hw = OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
Dowl-mux.h27 #define OWL_MUX_HW(_reg, _shift, _width) \ argument
30 .shift = _shift, \
35 _shift, _width, _flags) \ argument
37 .mux_hw = OWL_MUX_HW(_reg, _shift, _width), \
Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \ argument
32 .shift = _shift, \
39 _shift, _width, _table, _div_flags, _flags) \ argument
41 .div_hw = OWL_DIVIDER_HW(_reg, _shift, _width, \
Dowl-factor.h35 #define OWL_FACTOR_HW(_reg, _shift, _width, _fct_flags, _table) \ argument
38 .shift = _shift, \
45 _shift, _width, _table, _fct_flags, _flags) \ argument
47 .factor_hw = OWL_FACTOR_HW(_reg, _shift, \
/Linux-v4.19/drivers/net/ethernet/mellanox/mlxsw/
Dcore_acl_flex_keys.h50 #define MLXSW_AFK_ELEMENT_INFO(_type, _element, _offset, _shift, _size) \ argument
56 .shift = _shift, \
62 #define MLXSW_AFK_ELEMENT_INFO_U32(_element, _offset, _shift, _size) \ argument
64 _element, _offset, _shift, _size)
108 #define MLXSW_AFK_ELEMENT_INST(_type, _element, _offset, _shift, _size) \ argument
114 .shift = _shift, \
120 #define MLXSW_AFK_ELEMENT_INST_U32(_element, _offset, _shift, _size) \ argument
122 _element, _offset, _shift, _size)
Ditem.h266 #define MLXSW_ITEM8(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
269 .shift = _shift, \
282 #define MLXSW_ITEM8_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
288 .shift = _shift, \
307 #define MLXSW_ITEM16(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
310 .shift = _shift, \
323 #define MLXSW_ITEM16_INDEXED(_type, _cname, _iname, _offset, _shift, _sizebits, \ argument
329 .shift = _shift, \
348 #define MLXSW_ITEM32(_type, _cname, _iname, _offset, _shift, _sizebits) \ argument
351 .shift = _shift, \
[all …]
/Linux-v4.19/arch/mips/include/asm/mach-ralink/
Dpinmux.h15 #define GRP(_name, _func, _mask, _shift) \ argument
16 { .name = _name, .mask = _mask, .shift = _shift, \
20 #define GRP_G(_name, _func, _mask, _gpio, _shift) \ argument
21 { .name = _name, .mask = _mask, .shift = _shift, \
/Linux-v4.19/drivers/clk/zte/
Dclk.h101 #define MUX_F(_id, _name, _parent, _reg, _shift, _width, _flag, _mflag) \ argument
106 .shift = _shift, \
117 #define MUX(_id, _name, _parent, _reg, _shift, _width) \ argument
118 MUX_F(_id, _name, _parent, _reg, _shift, _width, 0, 0)
125 #define DIV_T(_id, _name, _parent, _reg, _shift, _width, _flag, _table) \ argument
129 .shift = _shift, \

123