Home
last modified time | relevance | path

Searched refs:VC5_OUT_DIV_CONTROL (Results 1 – 1 of 1) sorted by relevance

/Linux-v4.19/drivers/clk/
Dclk-versaclock5.c82 #define VC5_OUT_DIV_CONTROL(idx) (0x21 + ((idx) * 0x10)) macro
586 regmap_read(vc5->regmap, VC5_OUT_DIV_CONTROL(hwdata->num), &src); in vc5_clk_out_prepare()
590 VC5_OUT_DIV_CONTROL(hwdata->num), in vc5_clk_out_prepare()
626 regmap_read(vc5->regmap, VC5_OUT_DIV_CONTROL(hwdata->num), &src); in vc5_clk_out_get_parent()
660 return regmap_update_bits(vc5->regmap, VC5_OUT_DIV_CONTROL(hwdata->num), in vc5_clk_out_set_parent()