Home
last modified time | relevance | path

Searched refs:UvdBootLevel (Results 1 – 19 of 19) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/amd/powerplay/inc/
Dsmumgr.h47 UvdBootLevel, enumerator
Dsmu7_fusion.h240 uint8_t UvdBootLevel; member
Dsmu7_discrete.h337 uint8_t UvdBootLevel; member
Dsmu72_discrete.h279 uint8_t UvdBootLevel; member
Dsmu73_discrete.h263 uint8_t UvdBootLevel; member
Dsmu74_discrete.h297 uint8_t UvdBootLevel; member
Dsmu75_discrete.h303 uint8_t UvdBootLevel; member
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/smumgr/
Dvegam_smumgr.c339 smu_data->smc_state_table.UvdBootLevel = 0; in vegam_update_uvd_smc_table()
341 smu_data->smc_state_table.UvdBootLevel = in vegam_update_uvd_smc_table()
344 UvdBootLevel); in vegam_update_uvd_smc_table()
350 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in vegam_update_uvd_smc_table()
360 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel)); in vegam_update_uvd_smc_table()
1330 table->UvdBootLevel = 0; in vegam_populate_smc_uvd_level()
2189 case UvdBootLevel: in vegam_get_offsetof()
2190 return offsetof(SMU75_Discrete_DpmTable, UvdBootLevel); in vegam_get_offsetof()
Dfiji_smumgr.c1579 table->UvdBootLevel = 0; in fiji_populate_smc_uvd_level()
2335 case UvdBootLevel: in fiji_get_offsetof()
2336 return offsetof(SMU73_Discrete_DpmTable, UvdBootLevel); in fiji_get_offsetof()
2380 smu_data->smc_state_table.UvdBootLevel = 0; in fiji_update_uvd_smc_table()
2382 smu_data->smc_state_table.UvdBootLevel = in fiji_update_uvd_smc_table()
2385 UvdBootLevel); in fiji_update_uvd_smc_table()
2391 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in fiji_update_uvd_smc_table()
2401 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel)); in fiji_update_uvd_smc_table()
Dpolaris10_smumgr.c1404 table->UvdBootLevel = 0; in polaris10_populate_smc_uvd_level()
2105 smu_data->smc_state_table.UvdBootLevel = 0; in polaris10_update_uvd_smc_table()
2107 smu_data->smc_state_table.UvdBootLevel = in polaris10_update_uvd_smc_table()
2110 UvdBootLevel); in polaris10_update_uvd_smc_table()
2116 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in polaris10_update_uvd_smc_table()
2126 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel)); in polaris10_update_uvd_smc_table()
2262 case UvdBootLevel: in polaris10_get_offsetof()
2263 return offsetof(SMU74_Discrete_DpmTable, UvdBootLevel); in polaris10_get_offsetof()
Dtonga_smumgr.c1310 table->UvdBootLevel = 0; in tonga_populate_smc_uvd_level()
2623 case UvdBootLevel: in tonga_get_offsetof()
2624 return offsetof(SMU72_Discrete_DpmTable, UvdBootLevel); in tonga_get_offsetof()
2668 smu_data->smc_state_table.UvdBootLevel = 0; in tonga_update_uvd_smc_table()
2670 smu_data->smc_state_table.UvdBootLevel = in tonga_update_uvd_smc_table()
2673 offsetof(SMU72_Discrete_DpmTable, UvdBootLevel); in tonga_update_uvd_smc_table()
2679 mm_boot_level_value |= smu_data->smc_state_table.UvdBootLevel << 24; in tonga_update_uvd_smc_table()
2690 (uint32_t)(1 << smu_data->smc_state_table.UvdBootLevel)); in tonga_update_uvd_smc_table()
Dci_smumgr.c2008 table->UvdBootLevel = 0; in ci_init_smc_table()
2865 smu_data->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_smc_table()
2867 smu_data->smc_state_table.UvdBootLevel = uvd_table->count - 1; in ci_update_uvd_smc_table()
2870 UvdBootLevel, smu_data->smc_state_table.UvdBootLevel); in ci_update_uvd_smc_table()
/Linux-v4.19/drivers/gpu/drm/radeon/
Dsmu7_fusion.h240 uint8_t UvdBootLevel; member
Dsmu7_discrete.h336 uint8_t UvdBootLevel; member
Dcikd.h51 # define UvdBootLevel(x) ((x) << 24) macro
Dci_dpm.c3620 table->UvdBootLevel = 0; in ci_init_smc_table()
4083 pi->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_dpm()
4085 pi->smc_state_table.UvdBootLevel = in ci_update_uvd_dpm()
4090 tmp |= UvdBootLevel(pi->smc_state_table.UvdBootLevel); in ci_update_uvd_dpm()
Dkv_dpm.c1445 offsetof(SMU7_Fusion_DpmTable, UvdBootLevel), in kv_update_uvd_dpm()
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/
Dci_dpm.c3767 table->UvdBootLevel = 0; in ci_init_smc_table()
4231 pi->smc_state_table.UvdBootLevel = 0; in ci_update_uvd_dpm()
4233 pi->smc_state_table.UvdBootLevel = in ci_update_uvd_dpm()
4238 tmp |= (pi->smc_state_table.UvdBootLevel << DPM_TABLE_475__UvdBootLevel__SHIFT); in ci_update_uvd_dpm()
Dkv_dpm.c1516 offsetof(SMU7_Fusion_DpmTable, UvdBootLevel), in kv_update_uvd_dpm()