Home
last modified time | relevance | path

Searched refs:UFWP (Results 1 – 9 of 9) sorted by relevance

/Linux-v4.19/drivers/staging/rtl8192e/rtl8192e/
Drtl_dm.c440 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1202 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1218 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_bb_initialgain_restore()
1241 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_bb_initialgain_restore()
1256 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_dm_backup_state()
1351 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_driver()
1384 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1403 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1454 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
Dr8192E_hw.h392 UFWP = 0x318, enumerator
Dr8192E_phy.c1312 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1361 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x8); in rtl92e_init_gain()
1396 rtl92e_set_bb_reg(dev, UFWP, bMaskByte1, 0x1); in rtl92e_init_gain()
Dr8192E_dev.c688 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
2179 rtl92e_writeb(dev, UFWP, 1); in rtl92e_update_ratr_table()
Drtl_core.c1350 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_if_silent_reset()
/Linux-v4.19/drivers/staging/rtl8192u/
Dr8192U_dm.c419 write_nic_byte(dev, UFWP, 1); in dm_check_rate_adaptive()
1538 write_nic_byte(dev, UFWP, 1); in dm_restore_dynamic_mechanism_state()
1559 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1574 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_restore()
1599 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_bb_initialgain_backup()
1707 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_driverrssi()
1745 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite.*/ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1778 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1872 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); /* Only clear byte 1 and rewrite. */ in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
Dr8192U_hw.h329 UFWP = 0x318, enumerator
Dr819xU_phy.c1719 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1758 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x8); in InitialGainOperateWorkItemCallBack()
1787 rtl8192_setBBreg(dev, UFWP, bMaskByte1, 0x1); in InitialGainOperateWorkItemCallBack()
Dr8192U_core.c2019 write_nic_byte(dev, UFWP, 1); in rtl8192_update_ratr_table()
2742 write_nic_byte(dev, UFWP, 1); in rtl8192_hwconfig()
3364 write_nic_byte(dev, UFWP, 1); in rtl819x_ifsilentreset()