Searched refs:TIMING_1 (Results 1 – 1 of 1) sorted by relevance
79 #define TIMING_1 0x14 macro808 writel_relaxed(reg, ctrl->regs + TIMING_1); in tegra_nand_setup_timing()