Home
last modified time | relevance | path

Searched refs:TEGRA_CLK_RESET_BASE (Results 1 – 7 of 7) sorted by relevance

/Linux-v4.19/arch/arm/include/debug/
Dtegra.S30 #define TEGRA_CLK_RESET_BASE 0x60006000 macro
39 #define TEGRA_CLK_RST_DEVICES_L (TEGRA_CLK_RESET_BASE + 0x04)
40 #define TEGRA_CLK_RST_DEVICES_H (TEGRA_CLK_RESET_BASE + 0x08)
41 #define TEGRA_CLK_RST_DEVICES_U (TEGRA_CLK_RESET_BASE + 0x0c)
42 #define TEGRA_CLK_OUT_ENB_L (TEGRA_CLK_RESET_BASE + 0x10)
43 #define TEGRA_CLK_OUT_ENB_H (TEGRA_CLK_RESET_BASE + 0x14)
44 #define TEGRA_CLK_OUT_ENB_U (TEGRA_CLK_RESET_BASE + 0x18)
/Linux-v4.19/arch/arm/mach-tegra/
Dsleep-tegra30.S260 mov32 r5, TEGRA_CLK_RESET_BASE
330 mov32 r0, TEGRA_CLK_RESET_BASE
547 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18
548 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c
558 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18
559 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c
574 .word TEGRA_CLK_RESET_BASE + CLK_RESET_CLK_SOURCE_MSELECT @0x18
575 .word TEGRA_CLK_RESET_BASE + CLK_RESET_SCLK_BURST @0x1c
Diomap.h49 #define TEGRA_CLK_RESET_BASE 0x60006000 macro
Dsleep.S151 mov32 r5, TEGRA_CLK_RESET_BASE
Dsleep.h27 #define TEGRA_CLK_RESET_VIRT (TEGRA_CLK_RESET_BASE - IO_PPSB_PHYS \
Dsleep-tegra20.S349 mov32 r0, TEGRA_CLK_RESET_BASE
542 mov32 r5, TEGRA_CLK_RESET_BASE
Dreset-handler.S229 mov32 r7, TEGRA_CLK_RESET_BASE