Home
last modified time | relevance | path

Searched refs:SUNXI_CCU_PHASE (Results 1 – 9 of 9) sorted by relevance

/Linux-v4.19/drivers/clk/sunxi-ng/
Dccu-sun8i-v3s.c263 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
265 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
275 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
277 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
287 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
289 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
Dccu-sun8i-a23.c313 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
315 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
325 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
327 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
337 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
339 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
Dccu-sun8i-a33.c316 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
318 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
328 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
330 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
340 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
342 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
Dccu-sun9i-a80.c439 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0-sample", "mmc0",
441 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0-output", "mmc0",
452 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1-sample", "mmc1",
454 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1-output", "mmc1",
465 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2-sample", "mmc2",
467 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2-output", "mmc2",
478 static SUNXI_CCU_PHASE(mmc3_sample_clk, "mmc3-sample", "mmc3",
480 static SUNXI_CCU_PHASE(mmc3_output_clk, "mmc3-output", "mmc3",
Dccu_phase.h28 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \ macro
Dccu-sun6i-a31.c391 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
393 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
404 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
406 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
417 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
419 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
430 static SUNXI_CCU_PHASE(mmc3_sample_clk, "mmc3_sample", "mmc3",
432 static SUNXI_CCU_PHASE(mmc3_output_clk, "mmc3_output", "mmc3",
Dccu-sun8i-a83t.c414 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0-sample", "mmc0",
416 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0-output", "mmc0",
427 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1-sample", "mmc1",
429 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1-output", "mmc1",
435 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2-sample", "mmc2",
437 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2-output", "mmc2",
Dccu-sun4i-a10.c478 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
480 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
491 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
493 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
504 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
506 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
517 static SUNXI_CCU_PHASE(mmc3_output_clk, "mmc3_output", "mmc3",
519 static SUNXI_CCU_PHASE(mmc3_sample_clk, "mmc3_sample", "mmc3",
Dccu-sun8i-h3.c351 static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
353 static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
363 static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
365 static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
375 static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
377 static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",