Home
last modified time | relevance | path

Searched refs:SOR (Results 1 – 18 of 18) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Doutp.c66 case DCB_OUTPUT_TMDS : *type = SOR; return TMDS; in nvkm_outp_xlat()
67 case DCB_OUTPUT_LVDS : *type = SOR; return LVDS; in nvkm_outp_xlat()
68 case DCB_OUTPUT_DP : *type = SOR; return DP; in nvkm_outp_xlat()
134 ior = nvkm_ior_find(outp->disp, SOR, ffs(outp->info.or) - 1); in nvkm_outp_acquire()
205 link = (ior->type == SOR) ? outp->info.sorconf.link : 0; in nvkm_outp_init_route()
Dsorg84.c37 return nvkm_ior_new_(&g84_sor, disp, SOR, id); in g84_sor_new()
Dsormcp77.c47 return nvkm_ior_new_(&mcp77_sor, disp, SOR, id); in mcp77_sor_new()
Dsorgk104.c52 return nvkm_ior_new_(&gk104_sor, disp, SOR, id); in gk104_sor_new()
Dsormcp89.c52 return nvkm_ior_new_(&mcp89_sor, disp, SOR, id); in mcp89_sor_new()
Dsorgt215.c68 return nvkm_ior_new_(&gt215_sor, disp, SOR, id); in gt215_sor_new()
Dsorgm107.c66 return nvkm_ior_new_(&gm107_sor, disp, SOR, id); in gm107_sor_new()
Dior.c29 [SOR] = "SOR",
Dsornv50.c97 return nvkm_ior_new_(&nv50_sor, disp, SOR, id); in nv50_sor_new()
Dsorg94.c148 if (ior->type != SOR) in g94_sor_war_update_sppll1()
282 return nvkm_ior_new_(&g94_sor, disp, SOR, id); in g94_sor_new()
Dsorgv100.c111 return nvkm_ior_new_(&gv100_sor, disp, SOR, id); in gv100_sor_new()
Dsorgm200.c123 return nvkm_ior_new_(&gm200_sor, disp, SOR, id); in gm200_sor_new()
Dnv50.c220 if (ior->type == SOR) { in nv50_disp_super_ied_on()
453 if (ior->type == SOR && ior->asy.proto == LVDS) { in nv50_disp_super_2_2()
469 if (ior->type == SOR && ior->asy.proto == DP) in nv50_disp_super_2_2()
Dior.h12 SOR, enumerator
Dsorgf119.c183 return nvkm_ior_new_(&gf119_sor, disp, SOR, id); in gf119_sor_new()
Dbase.c409 ior = nvkm_ior_find(disp, SOR, ffs(outp->info.or) - 1); in nvkm_disp_oneinit()
/Linux-v4.19/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra20-host1x.txt216 - sor: clock input for the SOR hardware
217 - out: SOR output clock
219 - dp: reference clock for the SOR clock
220 - safe: safe reference for the SOR clock during power up
223 - pad: SOR pad output clock (on Tegra186 and later)
226 - source: source clock for the SOR clock (obsolete, use "out" instead)
234 - nvidia,interface: index of the SOR interface
/Linux-v4.19/Documentation/gpu/
Dtegra.rst80 controllers can drive both DSI outputs and both SOR outputs, the third cannot
117 by the versatile SOR output, which supports eDP, DP and HDMI. The SOR is able