Searched refs:SMC_SYSCON_CLOCK_CNTL_0 (Results 1 – 13 of 13) sorted by relevance
/Linux-v4.19/drivers/gpu/drm/radeon/ |
D | ci_smc.c | 139 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in ci_stop_smc_clock() 143 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp); in ci_stop_smc_clock() 148 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in ci_start_smc_clock() 152 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp); in ci_start_smc_clock() 157 u32 clk = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in ci_is_smc_running() 176 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0);
|
D | si_smc.c | 145 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in si_stop_smc_clock() 149 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp); in si_stop_smc_clock() 154 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in si_start_smc_clock() 158 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp); in si_start_smc_clock() 164 u32 clk = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in si_is_smc_running() 202 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in si_wait_for_smc_inactive()
|
D | sid.h | 70 #define SMC_SYSCON_CLOCK_CNTL_0 0x80000004 macro
|
D | cikd.h | 74 #define SMC_SYSCON_CLOCK_CNTL_0 0x80000004 macro
|
/Linux-v4.19/drivers/gpu/drm/amd/amdgpu/ |
D | si_smc.c | 143 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in amdgpu_si_smc_clock() 150 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp); in amdgpu_si_smc_clock() 156 u32 clk = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in amdgpu_si_is_smc_running() 194 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); in amdgpu_si_wait_for_smc_inactive()
|
D | sid.h | 72 #define SMC_SYSCON_CLOCK_CNTL_0 0x80000004 macro
|
/Linux-v4.19/drivers/gpu/drm/amd/powerplay/smumgr/ |
D | smu7_smumgr.c | 162 …== PHM_READ_VFPF_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMC_SYSCON_CLOCK_CNTL_0, ck_disab… in smu7_is_smc_ram_running()
|
D | ci_smumgr.c | 188 CGS_IND_REG__SMC, SMC_SYSCON_CLOCK_CNTL_0, ck_disable)) in ci_is_smc_ram_running() 1897 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in ci_start_smc() 2354 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 1); in ci_upload_firmware()
|
D | vegam_smumgr.c | 120 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in vegam_start_smu_in_protection_mode() 180 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in vegam_start_smu_in_non_protection_mode()
|
D | iceland_smumgr.c | 127 SMC_SYSCON_CLOCK_CNTL_0, in iceland_stop_smc_clock() 134 SMC_SYSCON_CLOCK_CNTL_0, in iceland_start_smc_clock()
|
D | polaris10_smumgr.c | 217 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in polaris10_start_smu_in_protection_mode() 277 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in polaris10_start_smu_in_non_protection_mode()
|
D | fiji_smumgr.c | 119 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in fiji_start_smu_in_protection_mode() 187 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in fiji_start_smu_in_non_protection_mode()
|
D | tonga_smumgr.c | 114 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in tonga_start_in_protection_mode() 180 SMC_SYSCON_CLOCK_CNTL_0, ck_disable, 0); in tonga_start_in_non_protection_mode()
|