| /Linux-v4.19/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 34 #define SCLK_UART2 79 macro
|
| D | exynos7-clk.h | 100 #define SCLK_UART2 5 macro
|
| D | s5pv210.h | 198 #define SCLK_UART2 173 macro
|
| D | rk3188-cru-common.h | 31 #define SCLK_UART2 66 macro
|
| D | rk3128-cru.h | 36 #define SCLK_UART2 79 macro
|
| D | rk3228-cru.h | 35 #define SCLK_UART2 79 macro
|
| D | rv1108-cru.h | 33 #define SCLK_UART2 74 macro
|
| D | px30-cru.h | 27 #define SCLK_UART2 25 macro
|
| D | rk3288-cru.h | 43 #define SCLK_UART2 79 macro
|
| D | rk3328-cru.h | 38 #define SCLK_UART2 40 macro
|
| D | rk3368-cru.h | 41 #define SCLK_UART2 79 macro
|
| D | rk3399-cru.h | 49 #define SCLK_UART2 83 macro
|
| /Linux-v4.19/Documentation/devicetree/bindings/clock/ |
| D | rockchip,rk3128-cru.txt | 56 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
|
| /Linux-v4.19/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 164 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3128.c | 201 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 216 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3188.c | 274 MUX(SCLK_UART2, "sclk_uart2", mux_sclk_uart2_p, 0,
|
| D | clk-rk3328.c | 268 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rv1108.c | 184 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3368.c | 415 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
| /Linux-v4.19/arch/arm/boot/dts/ |
| D | rk3xxx.dtsi | 377 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
|
| D | s5pv210.dtsi | 360 <&clocks SCLK_UART2>;
|
| /Linux-v4.19/drivers/clk/samsung/ |
| D | clk-s5pv210.c | 637 GATE(SCLK_UART2, "sclk_uart2", "dout_uart2", CLK_SRC_MASK0, 14,
|
| D | clk-exynos7.c | 779 GATE(SCLK_UART2, "sclk_uart2_user", "mout_sclk_uart2_user",
|
| /Linux-v4.19/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 242 <&clock_peric1 SCLK_UART2>;
|
