Searched refs:SCLK_UART0 (Results 1 – 25 of 42) sorted by relevance
12
| /Linux-v4.19/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 32 #define SCLK_UART0 77 macro
|
| D | exynos7-clk.h | 82 #define SCLK_UART0 2 macro
|
| D | s5pv210.h | 200 #define SCLK_UART0 175 macro
|
| D | rk3188-cru-common.h | 29 #define SCLK_UART0 64 macro
|
| D | rk3128-cru.h | 34 #define SCLK_UART0 77 macro
|
| D | rk3228-cru.h | 33 #define SCLK_UART0 77 macro
|
| D | rv1108-cru.h | 31 #define SCLK_UART0 72 macro
|
| D | rk3288-cru.h | 41 #define SCLK_UART0 77 macro
|
| D | rk3328-cru.h | 36 #define SCLK_UART0 38 macro
|
| D | rk3368-cru.h | 39 #define SCLK_UART0 77 macro
|
| D | rk3399-cru.h | 47 #define SCLK_UART0 81 macro
|
| /Linux-v4.19/Documentation/devicetree/bindings/clock/ |
| D | rockchip,rk3036-cru.txt | 55 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3288-cru.txt | 60 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rv1108-cru.txt | 58 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3228-cru.txt | 57 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3328-cru.txt | 57 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3188-cru.txt | 60 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3368-cru.txt | 60 clocks = <&cru SCLK_UART0>;
|
| D | rockchip,rk3399-cru.txt | 63 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
|
| D | samsung,s5pv210-clock.txt | 76 <&clocks SCLK_UART0>;
|
| /Linux-v4.19/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 156 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3128.c | 193 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 208 MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
|
| /Linux-v4.19/arch/arm/boot/dts/ |
| D | rk3xxx.dtsi | 135 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
|
| D | rk3288-veyron.dtsi | 374 assigned-clocks = <&cru SCLK_UART0>;
|
12
