Home
last modified time | relevance | path

Searched refs:RX_DESC_NUM (Results 1 – 5 of 5) sorted by relevance

/Linux-v4.19/drivers/net/ethernet/moxa/
Dmoxart_ether.h64 #define RX_DESC_NUM 64 macro
65 #define RX_DESC_NUM_MASK (RX_DESC_NUM - 1)
302 dma_addr_t rx_mapping[RX_DESC_NUM];
305 unsigned char *rx_buf[RX_DESC_NUM];
313 unsigned char *tx_buf[RX_DESC_NUM];
Dmoxart_ether.c79 for (i = 0; i < RX_DESC_NUM; i++) in moxart_mac_free_memory()
88 dma_free_coherent(NULL, RX_REG_DESC_SIZE * RX_DESC_NUM, in moxart_mac_free_memory()
140 for (i = 0; i < RX_DESC_NUM; i++) { in moxart_mac_setup_desc_ring()
503 RX_DESC_NUM, &priv->rx_base, in moxart_mac_probe()
517 priv->rx_buf_base = kmalloc_array(priv->rx_buf_size, RX_DESC_NUM, in moxart_mac_probe()
534 netif_napi_add(ndev, &priv->napi, moxart_rx_poll, RX_DESC_NUM); in moxart_mac_probe()
/Linux-v4.19/drivers/net/ethernet/hisilicon/
Dhip04_eth.c114 #define RX_DESC_NUM 128 macro
117 #define RX_NEXT(N) (((N) + 1) & (RX_DESC_NUM-1))
172 unsigned char *rx_buf[RX_DESC_NUM];
173 dma_addr_t rx_phys[RX_DESC_NUM];
258 val = RX_DESC_NUM << PPE_CFG_RX_DEPTH_SHIFT; in hip04_config_fifo()
640 for (i = 0; i < RX_DESC_NUM; i++) { in hip04_mac_open()
677 for (i = 0; i < RX_DESC_NUM; i++) { in hip04_mac_stop()
781 for (i = 0; i < RX_DESC_NUM; i++) { in hip04_alloc_ring()
795 for (i = 0; i < RX_DESC_NUM; i++) in hip04_free_ring()
841 priv->chan = arg.args[1] * RX_DESC_NUM; in hip04_mac_probe()
Dhix5hd2_gmac.c176 #define RX_DESC_NUM 1024 macro
256 struct sk_buff *rx_skb[RX_DESC_NUM];
407 hix5hd2_set_desc_depth(priv, RX_DESC_NUM, TX_DESC_NUM); in hix5hd2_hw_init()
480 num = CIRC_SPACE(start, end, RX_DESC_NUM); in hix5hd2_rx_refill()
502 pos = dma_ring_incr(pos, RX_DESC_NUM); in hix5hd2_rx_refill()
524 num = CIRC_CNT(end, start, RX_DESC_NUM); in hix5hd2_rx()
559 pos = dma_ring_incr(pos, RX_DESC_NUM); in hix5hd2_rx()
803 for (i = 0; i < RX_DESC_NUM; i++) { in hix5hd2_free_dma_desc_rings()
1002 priv->rx_fq.count = RX_DESC_NUM; in hix5hd2_init_hw_desc_queue()
1003 priv->rx_bq.count = RX_DESC_NUM; in hix5hd2_init_hw_desc_queue()
/Linux-v4.19/Documentation/devicetree/bindings/net/
Dhisilicon-hip04-net.txt12 channel, recv channel start from channel * number (RX_DESC_NUM)
24 Each controller's recv channel start from channel * number (RX_DESC_NUM).